# 

#### DS080 (v1.4) January 3, 2002

# **Features**

- System-Level Features:
  - High-capacity pre-engineered configuration solution for FPGAs
  - Chipset configuration solution:
    - · ACE<sup>™</sup> Controller Configuration manager
    - ACE Flash High-capacity CompactFlash<sup>™</sup> storage device
  - Non-volatile system solution
  - Flexible configuration interfaces
  - System configuration rates of up to 30 Mb/s
  - Board space requirement as low as 25 cm<sup>2</sup>
- ACE Flash (Xilinx-supplied Flash Cards):
  - Densities of 128 Mbits and 256 Mbits
  - CompactFlash Type I form factor
  - PC Card ATA protocol compatible
  - Noiseless and low CMOS power
  - Automatic error correction and write retry capabilities
  - Multiple partitions
  - Program/erase over full commercial/industrial temperature range

- Removable storage device
  - Excellent quality and reliability
    - MTBF >1,000,000 hours
      - Minimum 10,000 insertions
- ACE Controller:
  - CompactFlash interface supports ACE Flash cards, standard third-party CompactFlash (Type I or Type II) cards, and IBM Microdrives with up to 8 Gbit capacity
  - Configuration of a target FPGA chain through IEEE 1149.1 JTAG with a throughput up to 16.7 Mbits/sec
  - Interfaces include CompactFlash, JTAG, and MPU
  - MPU interface is compatible with microprocessor/ microcontroller bus interfaces, such as the IBM PPC405, and Siemens 80C166
  - IEEE 1149.1 Boundary-Scan Standard Compliant (JTAG)
  - FAT12/16 file system
  - Compact 144-pin TQFP package
  - Low power

# **General Description**

Xilinx developed the System Advanced Configuration Environment (System ACE) family to address the need for a space-efficient, pre-engineered, high-density configuration solution for systems with multiple FPGAs. System ACE technology is a ground-breaking in-system programmable configuration solution that provides substantial savings in development effort and cost per bit over traditional PROM and embedded solutions for high-capacity FPGA systems. The System ACE family combines Xilinx expertise in configuration control with industry expertise in commodity memories. The first member of the System ACE family uses CompactFlash.

As shown in Figure 1, the System ACE CompactFlash solution is a chipset, consisting of a controller device (ACE Controller) and a CompactFlash storage device (ACE Flash).



ACE Flash

128 Mbits or 256 Mbits



Interface to FPGA Target Chain from CompactFlash, MPU, or Test JTAG Port

DS080\_01\_032101

Figure 1: System ACE Chipset

© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

www.xilinx.com 1-800-255-7778

# System ACE CompactFlash Solution

Figure 2 shows that the ACE Controller contains multiple interfaces, including CompactFlash, MPU, and JTAG, to allow for a highly flexible configuration solution. For added flexibility, a CompactFlash or IBM Microdrive storage device such as the Xilinx ACE Flash card can be used to store multiple bitstreams, with a capacity of up to 256 Mbits. The combination of the ACE Controller and a standard CompactFlash or IBM Microdrive storage device delivers a powerful configuration solution for high-density FPGA systems.




Figure 2: ACE Controller Interfaces

# **ACE Flash Memory Card**

The Xilinx ACE Flash memory card is a CompactFlash solid-state storage device that complies with the Personal Computer Memory Card International Association ATA (PCMCIA ATA) specification. The ACE Flash card is available in two densities: 128 Mbits and 256 Mbits. This card contains an on-card intelligent controller that manages interface protocols, data storage and retrieval, ECC, defect handling and diagnostics, power management, and clock control.

Using commercially available, low-cost peripheral devices, the ACE Flash card can be programmed independently in a PC environment, in which the Flash card appears as an additional hard drive. Besides these standard options, the System ACE solution allows for in-system programming of an ACE Flash card through the ACE Controller MPU interface.

The ACE Flash card also interfaces directly with the ACE Controller to provide a powerful pre-engineered configuration solution. See Figure 3.




Figure 3: ACE Flash Card Block Diagram

### System ACE File Structure

The System ACE file structure setup allows ACE Flash memory not used for configuration storage to be used as scratchpad memory for other system storage needs. The ability to store multiple bitstreams empowers designers to use a single ACE Flash card to run BIST patterns, PCI applications, or store multiple bitstream variations of a design (for example, versions for different geographical regions).

The file structure also gives designers the flexibility to store supporting information with the bitstreams in addition to configuration data, such as release notes, user guides, FAQs, or other supporting files.

Table	1:	ACE	Flash	Card	Capacity	y S	pecifications
-------	----	-----	-------	------	----------	-----	---------------

Capacity (Bits)	Sectors/Card (Max LBA+1)	Number of Heads	Number of Sectors/Tracks	Number of Cylinders
128,450,560	31,360	2	32	490
256,901,120	62,720	4	32	490

# **ACE Controller**

The ACE Controller manages FPGA configuration data. The controller provides an intelligent interface between an FPGA target chain and various supported configuration sources; it can target multiple FPGA devices using JTAG at a selectable throughput of up to 16.7 Mbits/sec. As shown in Figure 4, three interfaces are available for configuring a target FPGA chain through the Configuration JTAG Port. These interfaces are: CompactFlash, Microprocessor (MPU), and Test JTAG.




Figure 4: System ACE Controller Block Diagram

The directory structure used by the ACE Controller enables it to support both CompactFlash and IBM Microdrive devices through the CompactFlash port.

The MPU interface has access to the CompactFlash port, the Configuration JTAG port, and local control/status features. The Test JTAG port is used when doing Boundary-Scan testing of the target FPGA chain or the ACE Controller. Details about each interface are discussed below. The ACE Controller has two main power supplies: the core power supply ( $V_{CCL}$ ) and a CompactFlash/Test JTAG interface power supply ( $V_{CCH}$ ). The  $V_{CCH}$  power source supplies the Test JTAG and CompactFlash port levels. These two interfaces must be powered at 3.3V. The  $V_{CCL}$  core power source supplies the MPU and Configuration JTAG ports, which can be run at 3.3V or 2.5V. It is important to note that these two interfaces are always powered at the same voltage. Considerations for the interface voltage are discussed in **Typical Configuration Modes**, page 35. See Figure 5.




Figure 5: ACE Controller I/O Requirements


# **Status Indicators**

The ACE Controller has indicator pins to help monitor device status during operation.

Table 2: ACE Controlle	r Status Indicators
------------------------	---------------------

Name	Pin	Description				
		<ul> <li>When on, the Status LED indicates that configuration is DONE.</li> </ul>				
STATLED	95	<ul> <li>When blinking, this LED indicates that configuration is still in progress.</li> </ul>				
		<ul> <li>When off this LED indicates that configuration is in an IDLE state.</li> </ul>				
		When on, the ERROR LED indicates that an error occurred.				
ERRLED	96	• When blinking, this LED indicates that no CompactFlash device was found when the CompactFlash				
ENNLED	30	for the Configuration JTAG interface was enabled.				
		<ul> <li>When off, this LED indicates that no errors are detected.</li> </ul>				

# System ACE RESET





#### Table 3: System ACE RESET

Symbol	Parameter	Min	Max	Units
TW(RESET)	System ACE Controller Reset pulse width	3(1)		rising edges
TH(RESET)	Reset hold time after rising edge of CLK	0		ns
TS(RESET)	System ACE Controller Reset setup up time before rising edge of CLK	7 <sup>(1)</sup>		ns

#### Notes:

1. When using the System ACE Controller RESET, TSRESET + TWRESET of three rising edges of CLK is required.

# **Interfaces Overview**

This section discusses the details of each supported ACE Controller interface.

# CompactFlash Interface (CF)

The CompactFlash interface is the key ACE Controller interface for high-capacity systems. The CompactFlash port can accommodate Xilinx ACE Flash cards, any standard CompactFlash module, or IBM Microdrives up to 8 Gbits, all with the same form factor and board space requirements.

The use of standard CompactFlash devices gives system designers access to high-density Flash in a very efficient footprint that does not change with density. CompactFlash is a removable medium, which makes changes and/or upgrades to the memory contents or density simple. The CompactFlash interface is comprised of two pieces: a CompactFlash Controller, and a CompactFlash Arbiter. The CompactFlash Controller detects the presence and maintains the status of the CompactFlash device. This Controller also handles all CompactFlash device access bus cycles, and abstracts and implements CompactFlash commands such as soft reset, identify drive, and read/write sector(s). The CompactFlash Arbiter controls the interface between the MPU and the Configuration JTAG Controller for access to the CompactFlash data buffer.

CompactFlash devices are compliant with multiple read and write modes. The System ACE Configuration Controller supports ATA Common Memory Read and Write functions specifically. Figure 7 and Figure 8 provide detailed timing information on these functions.





Figure 7: ACE Flash ATA Memory Write Timing Diagram

#### Table 4: Common Memory Write Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Setup before WE	T <sub>SU</sub> (D-WEH)	tDVWH	80	
Data Hold following WE	T <sub>H</sub> (D)	tIWMDX	30	
WE Pulse Width	T <sub>W</sub> (WE)	tWLWH	150	
Address Setup Time	T <sub>SU</sub> (A)	tAVWL	30	
CE Setup before WE	T <sub>SU</sub> (CE)	tELWL	0	
Write Recovery Time	T <sub>REC</sub> (WE)	tWMAX	30	
CE Hold following WE	T <sub>H</sub> (CE)	tGHEH	20	
Wait Delay Falling from WE	T <sub>V</sub> (WT-WE)	tWLWTV		35
WE HIGH from Wait Release	T <sub>V</sub> (WT)	tWTHWH	0	
Wait Width Time (Default Speed)	T <sub>W</sub> (WT)	tWTLWTH		350



DS080\_10\_031301

Figure 8: ACE Flash ATA Memory Read Timing Diagram

#### Table 5: I/O Read Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Delay after IORD	T <sub>D</sub> (IORD)	tIGLQV		100
Data Hold following IORD	T <sub>H</sub> (IORD)	tIGHQX	0	
IORD Width Time	T <sub>W</sub> (IORD)	tIGLIGH	165	
Address Setup before IORD	T <sub>SU</sub> A(IORD)	tAVIGL	70	
Address Hold following IORD	T <sub>H</sub> A(IORD)	tIGHAX	20	
CE Setup before IORD	T <sub>SU</sub> CE(IORD)	tELIGL	5	
CE Hold following IORD	T <sub>H</sub> CE(IORD)	tIGHEH	20	
REG Setup before IORD	T <sub>SU</sub> REG(IORD)	tRGLIGL	5	
REG Hold following IORD	T <sub>H</sub> REG(IORD)	tIGHRGH	0	
INPACK Delay Falling from IORD	T <sub>DF</sub> INPACK(IORD)	tIGLIAL	0	45
INPACK Delay Rising from IORD	T <sub>DR</sub> INPACK(IORD)	tIGHIAH		45
IOIS16 Delay Falling from Address	T <sub>DF</sub> IOIS16(ADR)	tAVISL		35
IOIS16 Delay Rising from Address	T <sub>DR</sub> IOIS16(ADR)	tAVISH		35
Wait Delay Falling from IORD	T <sub>D</sub> WT(IORD)	tIGLWTL		35
Data Delay from Wait Rising	T <sub>D</sub> (WT)	tWTHQV		0
Wait Width Time (Default Speed)	T <sub>W</sub> (WT)	tWTLWTH		350

A basic understanding of the typical System ACE file and directory structure (shown in Figure 9) is useful when programming an FPGA target system with a CompactFlash device in the System ACE solution.




Figure 9: System ACE Directory Structure

The .ACE file is at the lowest level of the directory structure. The Xilinx System ACE software converts a revision of a design (bitstream) into an .ACE file. An .ACE file represents a single set of bitstreams for a particular chain of devices.

The next level up in the file structure is a collection. The collection consists of eight .ACE files grouped together. All of the .ACE files in a collection (directory) can be addressed when in the System ACE environment. There can be several collections stored on a CompactFlash device, but only one collection can be active at any given time.

The xilinx.sys file determines the collection from which designs can be read.

The hierarchical design of the System ACE directory structure provides the ability to maintain multiple revisions or collections of different designs in a single ACE Flash device. Each collection directory can contain one or more designs that reside in different subdirectories. Each design subdirectory should contain a single .ACE file that represents a single set of bitstreams for a particular chain of devices. In addition to FPGA configuration information, the collection and design subdirectories can contain other information pertaining to the system design such as system software, documentation, etc.

The xilinx.sys file in the root directory of the ACE Flash device is used to control which of the designs within the active collection is to be used to configure the chain of target devices. Only one collection, containing up to eight designs, can be active at one time.

The ACE Controller parses the xilinx.sys file to determine the active collection designs and uses the three configuration address pins or MPU register bits (CFGADDR) to select the desired design. If no xilinx.sys file exists in the root directory of the ACE Flash device, a single .ACE file in the root directory is used by System ACE as the active design.

Following are rules for the System ACE directory structure:

- ٠ System ACE configuration files must reside on the first partition of the CompactFlash device.
- The System ACE partition must be formatted as FAT12 or FAT16.
- A xilinx.sys or single .ACE file must be in the root (project) directory. An .ACE file is used only if the xilinx.sys file cannot be found in this directory.
- Only one .ACE file should exist in the ROOT and/or design directories. This directory structure allows the Configuration controller to be able to use the .ACE file to program the FPGA target system correctly.

#### **Microprocessor Interface (MPU)**

The MPU Interface provides a useful means of monitoring the status of and controlling the System ACE Controller, as well as ACE Flash card READ / WRITE data. The MPU is not required for normal operation, but when used, it provides numerous capabilities. This interface enables communication between an MPU device and a CompactFlash module and the FPGA target system.

The MPU interface is composed of a set of registers that provide a means for communicating with CompactFlash control logic, configuration control logic, and other resources in the ACE Controller. Specifically, this interface can be used to read the identity of a CompactFlash device and read/write sectors from or to a CompactFlash device.

The MPU interface can also be used to control configuration flow. The MPU interface enables monitoring of ACE Controller configuration status and error conditions. The MPU interface can be used to delay configuration, start configuration, determine the source of configuration (CompactFlash or MPU), control the bitstream version, reset the device, etc.

Two important issues should be understood when using the microprocessor port:

- For the controller to be properly synchronized, the MPU must provide the clock.
- The MPU must comply with System ACE timing diagrams.

This general-purpose microprocessor interface can update the CompactFlash, read the ACE status or obtain direct access to the JTAG configuration ports using the ACE Microprocessor commands. This interface supports either 8-bit (default) or 16-bit data transfers. The bus width can be configured dynamically.

All communications between the ACE Controller and a host microprocessor involve transfer of data to or from ACE registers. There are 128 addressable registers in 8-bit mode and 64 addressable registers in 16-bit mode. For easy selection of a new configuration from CompactFlash data, the MPU interface allows for easy reconfiguration of an FPGA chain or capability.

The following sections describe supported operations when using the MPU interface.

#### MPU Port Signal Description

MPU interface port signals are described in Table 6.

Name	Width	Direction	Active	Description
MPA	7	In	N/A	Synchronous address inputs. The internal address register is loaded by MPA by a combination of the rising edge of CLK and MPCE LOW.
MPD	16	In/Out	N/A	Synchronous data input/output pins. Both the data input and output path are registered and triggered by the rising edge of CLK.
MPCE	1	In	LOW	Synchronous active LOW chip enable. $\overline{\text{MPCE}}$ LOW is used to enable the MPU interface. $\overline{\text{MPCE}}$ LOW is also used in conjunction with $\overline{\text{MPOE}}$ LOW to enable the MPD output.
MPWE	1	In	LOW	Synchronous active LOW write enable. A high-to-low-to-high transition must occur on MPWE in three consecutive clock cycles in order for the write to take place.During a valid write cycle, MPCE must be LOW and MPD must be valid during the clock cycle that MPWE.
MPOE	1	In	LOW	Asynchronous active LOW output enable. Both $\overline{\text{MPOE}}$ and $\overline{\text{MPCE}}$ must be LOW to read from the MPU interface. When either $\overline{\text{MPOE}}$ or $\overline{\text{MPCE}}$ is HIGH, the MPD pins of the ACE Controller are in a high-impedance state.
MPBRDY	1	Out	HIGH	Synchronous active HIGH buffer ready output. During data buffer read mode MPBRDY is HIGH when the data in the DATABUF buffer is valid. During data buffer write mode MPBRDY is HIGH when data can be written to the DATABUF buffer.
MPIRQ	1	Out	HIGH	Synchronous active HIGH interrupt request output. MPIRQ HIGH indicates that an interrupt condition has occurred in the MPU interface. All interrupt conditions must be manually cleared before MPIRQ will go LOW. MPIRQ is always LOW when interrupts are disabled.

#### Table 6: MPU Interface Port Signal Description

#### **MPU Timing Description**

This section contains timing diagrams for the MPU interface. Parameters used in the timing diagrams are described in Table 7.


Table 7: MPU Interface	<b>Timing Parameters</b>
------------------------	--------------------------

Symbol	Parameter	Min	Max	Units
tSA	Address setup time	4		ns
tSCE	Chip enable setup time	4		ns
tSWE	Write enable setup time	12		ns
tSOE	Output enable setup time	12		ns
tSD	Data setup time	4		ns
tDD	Clock HIGH to valid data		22	ns
tDOE	Chip/Output enable LOW to valid data		13	ns
tDBRDY	Clock HIGH to buffer ready valid		22	ns
tH	Hold time	0		ns

#### Single Register Read Cycle

The single register read cycle is shown in Figure 10. A single register read is accomplished by asserting a valid address (MPA), asserting the chip enable ( $\overline{\text{MPCE}} = \text{LOW}$ ) and de-asserting the write enable ( $\overline{\text{MPWE}} = \text{HIGH}$ ) during the first clock cycle (Cycle 0). These signals should hold these values at least until the rising edge of the fourth clock cycle (Cycle 3).

The output enable signal should be asserted ( $\overline{\text{MPOE}}$  = LOW) during the third clock cycle (Cycle 2). Register data associated with the specified address appears on the MPD bus two clock cycles after the falling edge of  $\overline{\text{MPCE}}$  during the assertion of  $\overline{\text{MPCE}}$ . The register read cycle is then completed by de-asserting the output enable during the fourth clock cycle (Cycle 3).



DS080\_14\_013101



#### Single Register Write Cycle

The single register write cycle is shown in Figure 11. A single register write is accomplished by asserting a valid address (MPA), asserting the chip enable ( $\overline{MPCE} = LOW$ ) and de-asserting the output enable ( $\overline{MPOE} = HIGH$ ) during the first clock cycle (Cycle 0). These signals should hold these values at least until the rising edge of the third clock cycle (Cycle 2).

The write enable signal should be asserted (MPWE = LOW) during the second clock cycle (Cycle 1). Data (MPD) to be written to the specified address should be asserted during the same clock cycle that the write enable is asserted (Cycle 1). The register write cycle is then completed by de-asserting the write enable during the third clock cycle (Cycle 2).




Figure 11: Single WORD Write to an ACE Register

#### Multiple Register Read Timing

The minimum timing requirements for sequential register read cycles are shown in Figure 12. Sequential read cycles are identical to single read cycles, except that the chip enable ( $\overline{MPCE}$ ) and write enable ( $\overline{MPWE}$ ) signals do not need to be de-asserted between read cycles.




Figure 12: Multiple WORD Reads From ACE Register(s)

#### **Multiple Register Write Timing**

The minimum timing requirements for sequential write cycles are shown in Figure 13. Sequential write cycles are

identical to single write cycles except that the chip enable ( $\overline{\text{MPCE}}$ ) and output enable ( $\overline{\text{MPOE}}$ ) signals do not need to be de-asserted between write cycles.




Figure 13: Multiple WORD Writes to ACE Register(s)

#### **Data Buffer Ready Timing**

The data buffer ready (MPBRDY) signal indicates whether the data buffer is ready to accept new data during a write cycle or whether the data buffer contains valid data to be read during a read cycle. The data buffer itself is sixteen words deep, where each word is 16 bits wide.

The data buffer mode transfer direction is identified by the state of the DATABUFMODE bit in the STATUSREG register:


- DATABUFMODE = 0 indicates data buffer read mode
- DATABUFMODE = 1 indicates data buffer write mode

The data buffer mode depends on the type of command that was issued to the ACE Controller. If an IdentifyMemCard or ReadMemCard command was issued, then the data buffer remains in read mode until the command is finished executing (i.e., all sector data has been read from the buffer). If a WriteMemCard command was issued, then the data buffer remains in write mode until the command is finished executing (i.e., all sector data has been written to the buffer).

#### Data Buffer Read Cycle Ready Timing

When the data buffer is in read mode and the last data word is read from the buffer, the data buffer ready signal will go inactive (MPBRDY = LOW) two clock cycles following the last clock cycle that the output enable is active ( $\overline{MPOE}$  =

LOW). Any attempt to read data out of an "empty" data buffer ( $\overline{MPOE} = LOW$  while MPBRDY = LOW) results in invalid data. Valid and invalid data buffer reads are shown in Figure 14.



DS080\_18\_020101

Figure 14: Valid and Invalid Reads From DATABUFREG Data Buffer

#### Data Buffer Read Cycle Ready Timing

When the data buffer is in write mode and the last available space for a data word has been filled, the data buffer ready signal will go inactive (MPBRDY = LOW) two clock cycles following the last clock cycle that the write enable is active

 $(\overline{\text{MPWE}} = \text{LOW})$ . Any attempt to write data to a "full" data buffer ( $\overline{\text{MPWE}} = \text{LOW}$  while  $\overline{\text{MPBRDY}} = \text{LOW}$ ) does not result in a successful write to the buffer. Valid and invalid data buffer writes are shown in Figure 15.

	60ns  80ns  100ns  120ns  140ns  160ns  180ns  200ns  220
CYCLE	Cycle 0 X Cycle 1 X Cycle 2 X Cycle 3 X Cycle 4 X Cycle 5
CLK	
MPA	Image: transmission of the second
MPD	Image: trip of the second s
MPCE	
MPWE	+ tH  + tSWE  +
MPOE	
MPBRDY	tBRDY


DS080\_19\_020101

Figure 15: Valid and Invalid Writes to DATABUFREG Data Buffer

# Interrupt Timing

The interrupt request and clearing cycles are shown in Figure 16. In Figure 16, the interrupt request (MPIRQ = HIGH) occurs sometime before Cycle 0. The interrupt request is cleared by performing a single MPU write cycle that sets RESETIRQ = 1 (bit number 11) in the CONTROL-REG(15:0) register (BYTE address 0x19 or WORD address 0x0C).

The MPU interrupt request line (MPIRQ) remains active HIGH until the RESETIRQ bit is set. The MPIRQ line becomes inactive LOW two cycles after the completion of the RESETIRQ write cycle (Cycle 4). For subsequent MPU interrupt requests to be enabled, the RESETIRQ bit must be reset and one of the three IRQ enable bits (DATABU-FRDYIRQ, ERRORIRQ, and/or CFGDONEIRQ) in the CONTROLREG register should be set.



DS080\_44\_030501

Figure 16: Interrupt Request Timing

# **Register Specification**

The BYTE-mode register space of the MPU interface is shown in Table 8.

### Table 8: Register Address Map (BYTE Mode Addresses)

BYTE Address (MPA [6:0])	Register Name	Width	Mode	Description
0x00	BUSMODEREG	1	RW	Used to control the data bus access mode (8-bit
0x01	BUSMODEREG	1	RW	BYTE mode or 16-bit WORD mode)
0x02				Reserved
0x03				Reserved
0x04	STATUSREG(7:0)	8	R	Used to monitor ACE Controller status
0x05	STATUSREG(15:8)	8	R	
0x06	STATUSREG(23:16)	8	R	
0x07	STATUSREG(31:24)	8	R	
0x08	ERRORREG(7:0)	8	R	Used to indicate any existing error condition
0x09	ERRORREG(15:8)	8	R	
0x0A	ERRORREG(23:16)	8	R	
0x0B	ERRORREG(31:24)	8	R	
0x0C	CFGLBAREG(7:0)	8	R	Logical block address used by the Configuration
0x0D	CFGLBAREG(15:8)	8	R	Controller during CompactFlash data transfers
0x0E	CFGLBAREG(23:16)	8	R	
0x0F	CFGLBAREG(27:24)	4	R	
0x10	MPULBAREG(7:0)	8	RW	Logical block address used by the MPU interface
0x11	MPULBAREG(15:8)	8	RW	during CompactFlash data transfers
0x12	MPULBAREG(23:16)	8	RW	
0x13	MPULBAREG(27:24)	4	RW	
0x14	SECCNTCMDREG(7:0)	8	RW	Sector count and CompactFlash command
0x15	SECCNTCMDREG(15:8)	8	RW	register
0x16	VERSIONREG(7:0)	8	R	Version register
0x17	VERSIONREG(15:8)	8	R	
0x18	CONTROLREG(7:0)	8	RW	Used to control ACE Controller operations
0x19	CONTROLREG(15:8)	8	RW	
0x1A	CONTROLREG(23:16)	8	RW	
0x1B	CONTROLREG(31:24)	8	RW	
0x1C	FATSTATREG(7:0)	8	R	Contains information about the FAT table of the first
0x1D	FATSTATREG(15:8)	8	R	valid partition found in the CompactFlash device.
0x1E through 0x3F				Reserved
Even Values 0x40 through 0x7E	DATABUFREG(7:0)	8	RW	Address range that provides read and write acces to the data buffer.
Odd Values 0x41 through 0x7F	DATABUFREG(15:8)	8	RW	

The 16-bit WORD mode register space of the MPU interface is shown in Table 9.

Table 9: Register Address Map (WORD Mode Addresses)

WORD Address (MPA [6:1])	Register Name	Width	Mode	Description
0x00	BUSMODEREG	1	RW	Used to control the data bus access mode (8-bit BYTE mode or 16-bit WORD mode)
0x01				Reserved
0x02	STATUSREG(15:0)	16	R	Used to monitor ACE Controller status
0x03	STATUSREG(31:16)	16	R	
0x04	ERRORREG(15:0)	16	R	Used to indicate any existing error condition
0x05	ERRORREG(31:16)	16	R	
0x06	CFGLBAREG(15:0)	16	R	Logical block address used by the Configuration
0x07	CFGLBAREG(27:16)	12	R	Controller during CompactFlash data transfers
0x08	MPULBAREG(15:0)	16	RW	Logical block address used by the MPU interface during
0x09	MPULBAREG(27:16)	12	RW	CompactFlash data transfers
0x0A	SECCNTCMDREG(15:0)	16	RW	Sector count and CompactFlash command register
0x0B	VERSIONREG(15:0)	16	R	Version register
0x0C	CONTROLREG(15:0)	16	RW	Used to control ACE Controller operations
0x0D	CONTROLREG(31:16)	16	RW	
0x0E	FATSTATREG(15:0)	16	R	Contains information about the FAT table of the first valid partition found in the CompactFlash device.
0x0F through 0x1F				Reserved
0x20 through 0x3F	DATABUFREG(15:0)	16	RW	Address range that provides read and write access to the data buffer.

#### BUSMODEREG Register (BYTE address 00h-01h, WORD address 00h)

The BUSMODEREG register is used to control the mode of the MPU address and data bus. The single-bit BUSMODEREG register is aliased across two BYTE addresses (0x00-0x01) and one 16-bit WORD address (0x0). This register aliasing ensures that the MPU bus mode can be set regardless of the mode of the microprocessor that is communicating with the ACE Controller. Table 10 provides a description of the BUSMODEREG register bits.

Bit	Name	Description
0	BUSMODE0	<ul> <li>The BUSMODE bits are used to select the width of the data bus portion of the Microprocessor/MultiLINX bus (default is 0):</li> <li>When 0, the MPU interface is in BYTE mode (all MPU address bits are used, but only MPU data bits 7:0 are used).</li> <li>When 1, the MPU interface is in WORD mode (all MPU data bits are used, but only MPU address bits 6:1 are used).</li> </ul>
1		Reserved
2		Reserved
3		Reserved
4		Reserved
5		Reserved
6		Reserved
7		Reserved

#### STATUSREG Register (BYTE address 04h-07h, WORD address 02h-03h)

The STATUSREG register allows a microprocessor to monitor important ACE Controller operating modes. This is also the register that is read upon receiving an IRQ request in order to identify an interrupt source. Table 11 provides a description of the STATUSREG register bits.

Table 11: STATUSREG Register Bit Descriptions

Bit	Name	Description
0	CFGLOCK	<ul> <li>Configuration controller lock status:</li> <li>0 means that the configuration controller does not currently have a lock on the CompactFlash controller resource</li> <li>1 means that the configuration controller has successfully locked the CompactFlash</li> </ul>
1	MPULOCK	controller resource MPU interface lock status:
		<ul> <li>0 means that the MPU interface does not currently have a lock on the CompactFlash controller resource</li> <li>1 means that the MPU interface has successfully locked the CompactFlash controller resource</li> </ul>
2	CFGERROR	<ul> <li>Configuration Controller error status:</li> <li>0 means that no Configuration Controller error condition exists</li> <li>1 means that an error has occurred in the Configuration Controller (check the ERRORREG register for more information)</li> </ul>
3	CFCERROR	<ul> <li>CompactFlash Controller error status:</li> <li>0 means that no CompactFlash Controller error condition exists</li> <li>1 means that an error has occurred in the CompactFlash controller (check the ERRORREG register for more information)</li> </ul>

Bit	Name	Description
4	CFDETECT	CompactFlash detect flag:
		0 means that no CompactFlash device is connected to the ACE Controller
		<ul> <li>1 means that a CompactFlash is connected to the ACE Controller</li> </ul>
5	DATABUFRDY	Data buffer ready status:
		0 means that the data buffer is not ready for data transfer
		• 1 means that the data buffer is ready for data to be transferred out of the buffer when reading from the CompactFlash controller or into the buffer when writing to the CompactFlash or Configuration controller
6	DATABUFMODE	Data buffer mode status:
		0 means read-only mode
		1 means write-only mode
7	CFGDONE	Configuration DONE status:
		0 means that the configuration process has not completed
		<ul> <li>1 means that the entire ACE Controller configuration file has been executed and configuration of all devices in the target Boundary-Scan chain is complete</li> </ul>
8	RDYFORCFCMD	Ready for CompactFlash controller command:
		0 means not ready for command
		1 means ready for command
9	CFGMODEPIN	Configuration mode pin (note that this can be overridden by the CFGMODE bit in the CONTROLREG register):
		<ul> <li>1 means automatically start the configuration process immediately after ACE Controller Reset</li> </ul>
		O means wait for CFGSTART bit in CONTROLREG before starting the configuration process
10		Reserved
11		Reserved
12		Reserved
13	CFGADDRPIN0	Configuration address pins that are used as an offset into the system configuration file in
14	CFGADDRPIN1	the CompactFlash device used to locate the ACE Controller configuration data file (note
15	CFGADDRPIN2	<ul> <li>that these pins can be overridden by the contents of the CFGADDRBIT[2:0] of the CONTROLREG register)</li> </ul>
16		Reserved
17	CFBSY	CompactFlash BUSY bit (reflects the state of the BSY bit in the status register of the CompactFlash device):
		0 means that the CompactFlash device is not busy
		<ul> <li>1 means that the CompactFlash command register and data buffer cannot be accessed; Bits 1-6 of the STATUSREG register are not valid when this bit is set</li> </ul>
18	CFRDY	CompactFlash ready for operation bit (reflects the state of the RDY bit in the status register of the CompactFlash device):
		0 means the CompactFlash device is NOT ready to accept commands
		<ul> <li>1 means CompactFlash device is ready to accept commands</li> </ul>
19	CFDWF	CompactFlash data write fault bit (reflects the state of the DWF bit in the status register of the CompactFlash device):
		0 means that a write fault has NOT occurred
		<ul> <li>1 means that a write fault has occurred</li> </ul>

#### Table 11: STATUSREG Register Bit Descriptions (Continued)

#### Table 11: STATUSREG Register Bit Descriptions (Continued)

Bit	Name	Description
20	CFDSC	CompactFlash ready bit (reflects the state of the DSC bit in the status register of the CompactFlash device):
		<ul> <li>0 means that the CompactFlash device is NOT ready</li> </ul>
		1 means that the CompactFlash device is ready
21	CFDRQ	CompactFlash data request bit (reflects the state of the DRQ bit in the status register of the CompactFlash device):
		<ul> <li>0 means that no data is ready to be transferred to/from the data buffer of the CompactFlash device</li> </ul>
		<ul> <li>1 means that information be transferred to/from the data buffer of the CompactFlash device</li> </ul>
22	CFCORR	CompactFlash correctable error bit (reflects the state of the CORR bit in the status register of the CompactFlash device):
		0 means that a correctable data error was NOT encountered
		<ul> <li>1 means that a correctable data error was encountered (check the ERRORREG register for more information)</li> </ul>
23	CFERR	CompactFlash ERROR bit (reflects the state of the ERR bit in the status register of the CompactFlash device):
		0 means that no error has occurred during the execution of the previous command
		<ul> <li>1 means that the previous command has ended in some type of error (check the ERRORREG register for more information)</li> </ul>
24		Reserved
25		Reserved
26		Reserved
27		Reserved
28		Reserved
29		Reserved
30		Reserved
31		Reserved

#### ERRORREG Register (BYTE address 08h-0Bh, WORD address 04h-05h)

The ERRORREG register identifies specific information on any error conditions that might exist in the ACE Controller. Table 12 provides a description of the ERRORREG register bits.

#### Table 12: ERRORREG Register Bit Descriptions

Bit	Name	Description
0	CARDRESETERR	<ul> <li>CompactFlash card reset error:</li> <li>0 means no error</li> <li>1 means that the CompactFlash card has failed to reset properly before a time-out condition occurred</li> </ul>
1	CARDRDYERR	<ul> <li>CompactFlash card ready error:</li> <li>0 means no error</li> <li>1 means that the CompactFlash card has failed to become properly ready for commands before a time-out condition occurred</li> </ul>
2	CARDREADERR	<ul> <li>CompactFlash card read error:</li> <li>0 means no error</li> <li>1 means that a CompactFlash data read command (either ReadMemCardData or IdentifyMemCard) has failed</li> </ul>

Bit	Name	Description
3	CARDWRITEERR	<ul> <li>CompactFlash card write error:</li> <li>0 means no error</li> <li>1 means that a CompactFlash data write command (WriteMemCardData) has failed</li> </ul>
4	SECTORRDYERR	<ul> <li>CompactFlash sector ready:</li> <li>0 means no error</li> <li>1 means that a sector has failed to become properly valid during a CompactFlash read or write command before a time-out condition occurred</li> </ul>
5	CFGADDRERR	<ul> <li>CFGADDR error:</li> <li>0 means no error</li> <li>1 means that the CFGADDR (i.e., the CFGADDR(15:0) register or CFGADDR(1:0) pins, depending on the state of the FORCECFGADDR bit in the CONTROLREG register) does not correspond to a valid location in the CompactFlash</li> </ul>
6	CFGFAILED	<ul> <li>Configuration failure error:</li> <li>0 means no error</li> <li>1 means that configuration of one or more devices in the target Boundary-Scan chain has failed</li> </ul>
7	CFGREADERR	<ul> <li>Configuration read error:</li> <li>0 means no error</li> <li>1 means that an error occurred while reading configuration information from CompactFlash</li> </ul>
8	CFGINSTRERR	<ul> <li>Configuration instruction error:</li> <li>0 means no error</li> <li>1 means that an invalid instruction was encountered during configuration</li> </ul>
9	CFGINITERR	<ul> <li>Configuration INIT monitor error:</li> <li>0 means no error</li> <li>1 means that the CFGINIT pin did not go HIGH within 500 ms of the start of configuration</li> </ul>
10		Reserved
11	СҒВВК	<ul> <li>CompactFlash bad block error (reflects the state of the BBK bit in the error register of the CompactFlash device):</li> <li>0 means no error</li> <li>1 means that a bad block has been detected</li> </ul>
12	CFUNC	<ul> <li>CompactFlash uncorrectable error (reflects the state of the UNC bit in the error register of the CompactFlash device):</li> <li>0 means no error</li> <li>1 means that an uncorrectable error has been encountered</li> </ul>
13	CFIDNF	<ul> <li>CompactFlash ID not found error (reflects the state of the IDNF bit in the error register of the CompactFlash device):</li> <li>0 means no error</li> <li>1 means that the requested sector ID is in error or cannot be found</li> </ul>
14	CFABORT	<ul> <li>CompactFlash command abort error (reflects the state of the ABRT bit in the error register of the CompactFlash device):</li> <li>0 means no error</li> <li>1 means that the command has been aborted because of a CompactFlash status condition (i.e., Not Ready, Write Fault) or when an invalid command has been issued</li> </ul>

#### Table 12: ERRORREG Register Bit Descriptions (Continued)

# Table 12: ERRORREG Register Bit Descriptions (Continued)

Bit	Name	Description
15	CFAMNF	CompactFlash general error (reflects the state of the AMNF bit in the error register of the CompactFlash device):
		0 means no error
		1 means that a general error has occurred
16		Reserved
17		Reserved
18		Reserved
19		Reserved
20		Reserved
21		Reserved
22		Reserved
23		Reserved
24		Reserved
25		Reserved
26		Reserved
27		Reserved
28		Reserved
29		Reserved
30		Reserved
31		Reserved

#### CFGLBAREG Register (BYTE address 0Ch-0Fh, WORD address 06h-07h)

The CFGLBAREG read-only register contains the logical block address used by the ACE Controller configuration logic during CompactFlash read/write operations. The CFGLBAREG register affects only transfers between the ACE Controller configuration logic and the CompactFlash card. The MPU uses a separate set of registers (MPULBAREG(27:0)) to transfer data to and from the CompactFlash card. Table 13 provides a description of the CFGLBAREG register bits.

Bit	Name	Description
0	CFGLBA00	Logical Block Address used during CompactFlash read or write sector commands: each
1	CFGLBA01	block address points to a sector location which is made up of 512 bytes (i.e., maximum CompactFlash device capacity is up to 128 gigabytes, or 137,438,953,472 bytes)
2	CFGLBA02	
3	CFGLBA03	
4	CFGLBA04	
5	CFGLBA05	
6	CFGLBA06	
7	CFGLBA07	
8	CFGLBA08	
9	CFGLBA09	
10	CFGLBA10	
11	CFGLBA11	
12	CFGLBA12	
13	CFGLBA13	
14	CFGLBA14	
15	CFGLBA15	
16	CFGLBA16	
17	CFGLBA17	
18	CFGLBA18	
19	CFGLBA19	
20	CFGLBA20	
21	CFGLBA21	
22	CFGLBA22	
23	CFGLBA23	
24	CFGLBA24	
25	CFGLBA25	
26	CFGLBA26	
27	CFGLBA27	
28		Reserved
29		Reserved
30		Reserved
31		Reserved

# MPULBAREG Register (BYTE address 10h-13h, WORD address 08h-09h)

The MPULBAREG read-write register contains the logical block address that is used by the MPU interface during CompactFlash read/write operations. The MPULBAREG register affects only transfers between the MPU interface and the CompactFlash card. ACE Controller configuration logic maintains a separate set of registers (CFGLBAREG(27:0)) for use when transferring data to and from the CompactFlash card. Table 14 provides a description of MPULBAREG register bits.

Bit	Name	Description
0	MPULBA00	Logical Block Address used during CompactFlash read or write sector commands: each
1	MPULBA01	block address points to a sector location which is made up of 512 bytes (i.e., maximum CompactFlash device capacity is up to 128 gigabytes, or 137,438,953,472 bytes)
2	MPULBA02	
3	MPULBA03	
4	MPULBA04	
5	MPULBA05	
6	MPULBA06	
7	MPULBA07	
8	MPULBA08	
9	MPULBA09	
10	MPULBA10	
11	MPULBA11	
12	MPULBA12	
13	MPULBA13	
14	MPULBA14	
15	MPULBA15	
16	MPULBA16	
17	MPULBA17	
18	MPULBA18	
19	MPULBA19	
20	MPULBA20	
21	MPULBA21	
22	MPULBA22	
23	MPULBA23	
24	MPULBA24	
25	MPULBA25	
26	MPULBA26	
27	MPULBA27	
28		Reserved
29		Reserved
30		Reserved
31		Reserved

#### Table 14: MPULBAREG Register Bit Descriptions

#### SECCNTCMDREG Register (BYTE address 014h-15h, WORD address 0Ah)

The SECCNTCMDREG register provides the means for an MPU interface to set the sector count and execute CompactFlash Controller commands. Table 15 provides a description of the SECCNTCMDREG register bits.

The SECCNT bits of the SECCNTCMDREG register specify the number of sectors to transfer during each ReadMem-CardData or WriteMemCardData command:

- A SECCNT value of 1 to 255 indicates to the CompactFlash device that 1 to 255 sectors should be transferred.
- A SECCNT value of 0 indicates that 256 sectors should be transferred.

The CMD bits of the SECCNTCMDREG register identify a specific command to be executed:

- If the MPU has NOT successfully locked access to the CompactFlash Controller, then writes to the CMD bits of the SECCNTCMDREG register do not change the value of the register.
- If the MPU has successfully locked access to the CompactFlash Controller and a non-zero value is written to the CMD bits of the SECCNTCMDREG register, then the specified command is executed by the CompactFlash Controller.
- If the MPU has successfully locked access to the CompactFlash Controller and a zero value is written to the CMD bits of the SECCNTCMDREG register, there is no effect on the value of the CMD bits. The only way to clear the CMD bits is to issue the cfAbort command, which aborts the currently executing command and waits until the CompactFlash Controller clears the CMD bits.

Bit	Name	Description		
0	SECCNT0	Sector Count used during CompactFlash read or write sector commands: each sector is made up of 512 bytes		
1	SECCNT1			
2	SECCNT2			
3	SECCNT3			
4	SECCNT4			
5	SECCNT5			
6	SECCNT6			
7	SECCNT7			
8	CMD0	Command value:		
9	CMD1	0x0 : Reserved		
10	CMD2	0x1 : ResetMemCard command		
		0x2 : IdentifyMemCard command		
		0x3 : ReadMemCardData command		
		0x4 : WriteMemCardData command		
		0x5: Reserved		
		0x6 : Abort command		
		0x7 : Reserved		
11		Reserved		
12		Reserved		
13		Reserved		
14		Reserved		
15		Reserved		

#### Table 15: SECCNTCMDREG Register Bit Descriptions

# VERSIONREG Register (BYTE address 16h-17h, WORD address 0Bh)

The VERSIONREG register holds the ACE Controller version number in the form of a 4-bit major version field, a 4-bit minor version field, and an 8-bit revision/build number field. Table 16 provides a description of the VERSIONREG register bits.

Table 16: VERSIONREG Register Bit Descriptions

Bit	Name	Description
0	VERSION0	Revision / build number: MSB is bit 7, LSB is bit 0
1	VERSION1	
2	VERSION2	
3	VERSION3	
4	VERSION4	
5	VERSION5	
6	VERSION6	
7	VERSION7	
8	VERSION8	Minor version number: MSB is bit 11, LSB is bit 8
9	VERSION9	
10	VERSION10	
11	VERSION11	
12	VERSION12	Major version number: MSB is bit 15, LSB is bit 12
13	VERSION13	
14	VERSION14	
15	VERSION15	

# CONTROLREG Register (BYTE address 18h-1Bh, WORD address 0Ch-0Dh)

The CONTROLREG register provides the means for the MPU interface to control ACE Controller functionality. Table 17 provides a description of the CONTROLREG register bits.

Table 17: CONTROLREG Register Bit Descriptions

Bit	Name	Description			
0	FORCELOCKREQ	<ul> <li>Forces the CompactFlash arbitration logic to grant a lock to the MPU interface based on the value of the LOCKREQ bit of the CONTROLREG register (default is 0):</li> <li>0 means do not force MPU lock request (i.e., arbitrate between Configuration Controller and MPU interface)</li> <li>1 means force MPU lock request (i.e., do not perform arbitration: grant lock request based only on MPU requests)</li> </ul>			
1	LOCKREQ	<ul> <li>CF arbitration lock request signal; Once a lock is granted, the LOCKREQ must be de-asserted before the lock is removed (default is 0):</li> <li>0 means do not request CompactFlash access lock</li> <li>1 means request CompactFlash access lock</li> </ul>			
2	FORCECFGADDR	<ul> <li>Forces the overriding of the CFGADDR(1:0) pins in favor of using the CFGADDRBIT(2:0) bits of the CONTROLREG(15:13) register (default is 0):</li> <li>0 means use the CFGADDR(1:0) pins</li> <li>1 means use the CONTROLREG(15:13) register bits</li> </ul>			
3	FORCECFGMODE	<ul> <li>Forces the overriding of CFGMODEPIN in favor of using the CFGMODE bit of the CONTROLREG register (default is 0):</li> <li>0 means use CFGMODEPIN</li> <li>1 means use the CFGMODE bit of the CONTROLREG register</li> </ul>			
4	CFGMODE	<ul> <li>Configuration mode (default is 0):</li> <li>1 means automatically start the configuration process immediately after ACE Controller Reset</li> <li>0 means wait for CFGSTART bit in CONTROLREG before starting the configuration process</li> </ul>			
5	CFGSTART	Configuration start bit (default is 0): <ul> <li>0 means do not start configuration</li> <li>1 means start configuration process</li> </ul>			
6	CFGSEL	Configuration select (default is 0): <ul> <li>0 means configure from CompactFlash</li> <li>1 means configure from MPU interface</li> </ul>			
7	CFGRESET	<ul> <li>Configuration/CompactFlash controller reset (default is 0):</li> <li>0 means do not reset</li> <li>1 means reset the Configuration and CompactFlash controllers (this also causes a "soft-reset" of the CompactFlash device)</li> </ul>			
8	DATABUFRDYIRQ	<ul> <li>Data buffer ready IRQ enable (default is 0):</li> <li>1 means interrupts are enabled for when data buffer is ready for transfer of data into or out of the buffer</li> <li>0 means data buffer ready interrupts are disabled</li> </ul>			
9	ERRORIRQ	<ul> <li>Error IRQ enable (default is 0):</li> <li>1 means interrupts are enabled for when an error occurs</li> <li>0 means error interrupts are disabled</li> </ul>			

#### Table 17: CONTROLREG Register Bit Descriptions (Continued)

Bit	Name	Description
10	CFGDONEIRQ	<ul> <li>Configuration DONE IRQ enable (default is 0):</li> <li>1 means interrupts are enabled for when configuration is DONE</li> <li>0 means configuration DONE interrupts are disabled</li> </ul>
11	RESETIRQ	Resets the interrupt request line when a '1' is written to this register bit. Note that a '0' must be written to this register bit in order to re-arm for subsequent interrupt conditions.
12	CFGPROG	<ul> <li>Inverted ACE Controller CFGPROG pin control (default is 0):</li> <li>0 means set the CFGPROG pin to its inactive HIGH state of 1</li> <li>1 means set the CFGPROG pin to its active LOW state of 0</li> </ul>
13	CFGADDRBIT0	Configuration address register bits that are used as an offset into the system configuration
14	CFGADDRBIT1	file in the CompactFlash device used to locate the ACE Controller configuration data file (note that these register bits can be used to override the CFGADDR[2:0] pins of the ACE
15	CFGADDRBIT2	Controller)
16	CFGRSVD0	Reserved for future use. These bits must be set to zero at all times.
17	CFGRSVD1	
18	CFGRSVD2	
19		Reserved
20		Reserved
21		Reserved
22		Reserved
23		Reserved
24		Reserved
25		Reserved
26		Reserved
27		Reserved
28		Reserved
29		Reserved
30		Reserved
31		Reserved

#### FATSTATREG Register (BYTE address 1Ch-1Dh, WORD address 0Eh)

The FATSTATREG register contains information about the first valid partition of the CompactFlash device such as the boot record and FAT types found. Table 18 provides a description of the FATSTATREG register bits.

Table 18: FATS	STATREG Registe	r Bit Descriptions
----------------	-----------------	--------------------

Bit	Name	Description			
0	MBRVALID	<ul> <li>Master boot record (MBR) valid flag:</li> <li>0 means no MBR was detected</li> <li>1 means a valid MBR was found</li> </ul>			
1	PBRVALID	<ul> <li>Partition boot record (PBR) valid flag:</li> <li>0 means no PBR was detected</li> <li>1 means a valid PBR was found</li> </ul>			
2	MBRFAT12	<ul> <li>Master boot record (MBR) FAT12 flag:</li> <li>0 means FAT12 flag is not set in MBR</li> <li>1 means FAT12 flag is set in MBR</li> </ul>			
3	PBRFAT12	<ul> <li>Partition boot record (PBR) FAT12 flag:</li> <li>0 means FAT12 flag is not set in PBR</li> <li>1 means FAT12 flag is set in PBR</li> </ul>			
4	MBRFAT16	<ul> <li>Master boot record (MBR) FAT16 flag:</li> <li>0 means FAT16 flag is not set in MBR</li> <li>1 means FAT16 flag is set in MBR</li> </ul>			
5	PBRFAT16	<ul> <li>Partition boot record (PBR) FAT16 flag:</li> <li>0 means FAT16 flag is not set in PBR</li> <li>1 means FAT16 flag is set in PBR</li> </ul>			
6	CALCFAT12	Calculated FAT12 flag (based on cluster count): • 0 means not FAT12 (cluster count > 4085) • 1 means FAT12 (cluster count < 4085)			
7	CALCFAT16	Calculated FAT12 flag (based on cluster count): • 0 means not FAT16 (cluster count > 65525) • 1 means FAT16 (4085 < cluster count < 65535)			
8		Reserved			
9		Reserved			
10		Reserved			
11		Reserved			
12		Reserved			
13		Reserved			
14		Reserved			
15		Reserved			

#### DATABUFREG Register (BYTE address 40h-7Fh, WORD address 20h-3Fh)

The DATABUFREG register is the portal register to the data buffer that is used to transfer data between the MPU interface and the CompactFlash and/or Configuration controllers. The description of the DATABUFREG register bits are shown in Table 19.

Bit	Name	Description		
0	DATA00	Data buffer portal register:		
1	DATA01	<ul> <li>Data register bits are read-only when the DATABUFMODE bit in the STATUSREG register is a 0, otherwise they are write-only when the DATABUFMODE bit is a 1.</li> </ul>		
2	DATA02	<ul> <li>DATABUFREG(07:00) are accessible in BYTE and WORD bus modes.</li> </ul>		
3	DATA03			
4	DATA04			
5	DATA05			
6	DATA06			
7	DATA07			
8	DATA08	Data register:		
9	DATA09	<ul> <li>Data register bits are read-only when the DATABUFMODE bit in the STATUSREG register is a 0, otherwise they are write-only when the DATABUFMODE bit is a 1.</li> </ul>		
10	DATA10	<ul> <li>DATABUFREG(15:08) are accessible in BYTE and WORD bus modes.</li> </ul>		
11	DATA11	During BYTE bus write mode, if the data buffer is ready, any writes to the		
12	DATA12	DATABUFREG(15:08) bits cause the DATABUFREG(15:00) contents to be written to the data buffer.		
13	DATA13	• During BYTE bus read mode, if the data buffer is ready, the DATABUFREG(15:00)		
14	DATA14	register will hold the current value until the DATABUFREG(15:08) bits are read. After DATABUFREG(15:08) is read, the DATABUFREG(15:00) register is loaded with any		
15	DATA15	pending new data.		

### Test JTAG Interface (TSTJTAG)

The Test JTAG Interface (TSTJTAG) supports 1149.1 Boundary-Scan operations on the ACE Controller and all chained FPGA devices connected to the Configuration JTAG (CFGJTAG) port. This interface can also be used to program the target FPGA chain on the CFGJTAG port, using Xilinx or third-party JTAG programming tools.

The ACE Controller is fully compliant with the IEEE 1149.1 Boundary-Scan standard, commonly referred to as JTAG. As shown in Figure 17, a Test Access Port (TAP), instruction decoder, and the required IEEE 1149.1 Registers are included in the ACE Controller to support the mandatory Boundary-Scan instructions. In addition, the Controller also supports an optional 32-bit identification register. Refer to the 1149.1 Boundary-Scan standard specification for a complete description of the required instructions and detailed information on JTAG.

Table 20: ACE Controller TAP Pins

Pins	Description
TSTTDI (TDI)	Test Data In
TSTTDO (TDO)	Test Data Out
TSTTMS (TMS)	Test Mode Select
TSTTCK (TCK)	Test Clock




Figure 17: Test JTAG Interface Block Diagram

The TSTJTAG logic is connected to the CFGJTAG port as long as the CompactFlash and MPU interfaces are not connected to the CFGJTAG port. Outlined in the following sections are the details of the JTAG interface for the ACE Controller.

The available Boundary-Scan registers for the ACE Controller are shown in Table 21.

Table 21: ACE Controller Boundary-Scan Registers

Register Name	Register Length	Description
Instruction Register	8 bits	Holds current instruction OPCODE and captures internal device status.
Boundary-Scan Register	109 bits	Controls and observes input, output, and output enable.
Identification Register	32 bits	Captures device IDCODE.
Bypass Register	1 bit	Device bypass.

#### Instruction Register

The Instruction Register (IR) for the ACE Controller is eight bits wide and is connected between TDI and TDO during an instruction scan sequence. The Instruction Register is parallel loaded with a fixed instruction capture pattern in preparation for an instruction sequence. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI. This pattern is illustrated in Table 22.

#### Table 22: Instruction Register Values Loaded into IR During Instruction Scan Sequence

IR[7]	IR[6]	IR[5]	IR[4]	IR[3]	IR[2]	IR[1: 0]
CFGINSTRERR	CFGFAILED	CFGREADERR	CFCERROR	CFGERROR	CFGDONE	01
(MPU ERRORREG register bit)	(MPUERRORREG register bit)	(MPU ERRORREG register bit)	(MPU STATUSREG register bit)	(MPU STATUSREG register bit)		

The optional IDCODE instruction is supported in addition to the mandatory instructions (BYPASS, SAMPLE/PRELOAD, and EXTEST). The binary values for these instructions are listed in Table 23.

	•	
<b>Boundary-Scan Instruction</b>	Binary Code [7:0]	Description
BYPASS	11111111	Enables BYPASS
SAMPLE/PRELOAD	0000001	Enables boundary-scan SAMPLE/PRELOAD Operation
IDCODE	00001001	Enables shifting out 32-bit IDCODE
EXTEST	00000000	Enables boundary-scan EXTEST operation

#### Table 23: ACE Controller Boundary-Scan Instructions

#### **Boundary-Scan Register**

The Boundary-Scan register, which is the primary test data register, is used to control and observe the state of device pins during EXTEST and SAMPLE/PRELOAD instructions. For more information on the System ACE Boundary-Scan register (such as bit sequence, 3-state control, and so forth), refer to the System ACE Boundary-Scan Description Language (BSDL) file available from the software download area at: <u>www.xilinx.com</u>.

#### Bit Sequence

The bit sequence of the device is obtainable from the Boundary-Scan Description Language (BSDL) Files. These files are available from the software download area at: <u>www.xilinx.com</u>.

#### Identification Register

The Identification Register known as the IDCODE is a fixed, vendor-assigned value that is used to electronically identify the type of device and the manufacturer for a specific device being tested. The ACE Controller IDCODE register is 32 bits wide. The contents of this register can be shifted out for examination by selecting the IDCODE instruction. The IDCODE is available to any other system component via JTAG. The IDCODE register has the following binary format, described in Table 24: vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc1

#### Table 24: ACE Controller Identification Register


Version	Family	Array Size	Manufacturer	Required by 1149.1	
0000	0000001	0000000	00001001001	1	


#### **Bypass Register**

The last standard 1149.1 Boundary-Scan data register in the ACE Controller is the single flip-flop BYPASS register. It directly passes data serially from the TDI pin to the TDO pin during a bypass instruction. This register is initialized to zero when the TAP controller is in the UPDATE-DR state.

#### TAP Timing Characteristics

IEEE 1149.1 boundary-scan (JTAG) testing is performed via the standard 4-wire Test Access Port (TAP). The Boundary Scan timing waveforms and switching characteristics of the TAP are described in Figure 18 and Table 25, respectively.





Symbol	I Parameter		Max	Units
T <sub>(TAPTCK)</sub>	TSTTMS and TSTTDI setup time before rising edge of TSTTCK	4		ns
T <sub>(TCKTAP)</sub>	TSTTMS and TSTTDI hold times after TSTTCK	0		ns
T <sub>(TCKTDO)</sub>	TSTTCK falling edges to TSTTDO output valid		16	ns
F <sub>(TSTTCK)</sub>	Maximum TSTTCK clock frequency		16.7	MHz

#### Table 25: System ACE Controller TAP Characteristics

# **Configuration JTAG Interface (CFGJTAG)**

Configuration JTAG Port is the interface between the ACE Controller and the target FPGA chain. This port is accessed when configuring the target FPGA chain of devices via any of the ACE Controller interfaces (Test JTAG, MPU, or CompactFlash). To program or test the FPGA target chain, the data from these interfaces is converted to 1149.1 Boundary-Scan (JTAG) serial data.

# **Typical Configuration Modes**

The four ACE Controller interfaces are designed to work together in a number of different combinations. This section discusses typical user configuration modes. A handful of signals determine which interface provides the configuration data source. Table 26 describes these important signals, and Table 27 shows how they work together to determine which interface will be used. This is especially important when using multiple interfaces in a design, or when not using the default values of these signals. The default values of these signals set the CompactFlash interface as the source of configuration data.

Configuration Signal	Description	Default
CFGMODE	Pin or MPU register bit	CFGMODEPIN = 1 CFGMODE Register Bit = 0
CFGADDR[2:0]	Pins or MPU register bits	0
CFGSEL	MPU register bit	0
CFGSTART	MPU register bit	0
CFGRESET	MPU register bit (CFGRESET is a subset of the $\overline{\text{RESET}}$ pin)	0
FORCECFGADDR	MPU register bit (Overrides value on CFGADDR [2:0] pins)	0
FORCECFGMODE	MPU register bit (Overrides value on CFGMODEPIN)	0

Table OC. Came	!	lla a d fan Oala athu a	A a with a second to a l	Madaa and Asthes Destant
lane 26 <b>Cont</b>	Iduration Signals (	used for Selecting	Contiguration I	Modes and Active Design
	igalation olgitalo (		oomigaration	

#### Table 27: Active Configuration Modes

Configuration Interface	CFGMODE <sup>(1)</sup>	CFGSEL	CFGSTART	CFGRESET
CompactFlash (Configure from CF immediately after reset)	1	0	X <sup>(2)</sup>	0
CompactFlash (Configure from CF after receiving MPU start signal)	0	0	1	0
Microprocessor (Configure from MPU after receiving MPU start signal)	1	1	1	0
Microprocessor (Configure from MPU)	1	1	Х	0
Test JTAG (Configure using the TSTJTAG port)	1	Х	0	0

Notes:

2. The FORCECFGMODE bit in the CONTROLREG register of the MPU interface can be used to force the CFGMODE register bit to override the ACE Controller CFGMODEPIN.

3. An X entry indicates "don't care".

# CompactFlash (CF) to Configuration JTAG (CFGJTAG) Setup

This setup provides a standard CompactFlash interface for high-density FPGA systems. The CompactFlash interface is the source of configuration data. The data configures the Xilinx FPGA chain through Boundary-Scan (JTAG) using the Configuration JTAG port, as shown in Figure 19.




Figure 19: Data Flow Diagram of CF to CFGJTAG

The ACE Controller handles all necessary steps to perform configuration from the CF to the target system. The appropriate signal connections for this setup are shown in Figure 20. This setup can be used in conjunction with any of the other interfaces.




Figure 20: Wiring Diagram for CF to CFGJTAG

#### CompactFlash (CF) to Microprocessor (MPU) Setup

This setup provides a standard CompactFlash to MPU interface for high-density FPGA systems. This interface provides a great deal of flexibility. The ability to communicate with the CF through the MPU port allows the user to perform many operations, such as being able to switch the programming **.ACE** file so that it can be used for the target system.





Figure 21: Data Flow Diagram of CF to MPU

www.xilinx.com 1-800-255-7778 The ACE Controller handles all necessary steps to perform a CF to MPU operation. This setup uses the CF to MPU signals shown in the wiring diagram in Figure 22.





# Reading Sector Data from Compact Flash Control Flow Process

Sector data can be read from the CompactFlash device via the MPU interface of the SystemACE controller by following the control flow sequence shown in Figure 23. The first step in the sequence of accessing the CompactFlash interface is to arbitrate for a lock. The control flow process for obtaining a CompactFlash resource lock is shown in Figure 24. Once the MPU interface has been granted a CompactFlash lock, the MPU interface needs to make sure that the Compact-Flash device is ready to receive a command. The process for polling the command readiness indicator is shown in Figure 25.




Figure 23: Reading Sector Data from CompactFlash Control Flow Process

www.xilinx.com 1-800-255-7778 Once the CompactFlash device is ready to receive a new command, the following information needs to be written to the MPU interface:

- The sector address or logical block address (LBA) of the first sector to be transferred should be written to the following MPU address locations:
  - LBA[7:0] @ MPU byte address 10h
  - LBA[15:8] @ MPU byte address 11h
  - LBA[23:16] @ MPU byte address 12h
  - LBA[27:24] @ MPU byte address 13h (note that only four bits are used in the most significant LBA byte)
- The number of sectors to be read should be written to the low byte of the SECCNTCMDREG register (MPU byte address 14h)
- 3. The ReadMemCardData command (03h) should be written to the high byte of the SECCNTCMDREG register (MPU byte address 15h)

 Reset the CFGJTAG controller by setting the CFGRESET bit (bit 7) of the CONTROLREG register (MPU address 18h) to a 1.

Immediately after writing the command to the MPU interface, the CFGJTAG controller should be reset before reading the sector data from the data buffer.

The control flow process for reading the sector data from the data buffer is shown in Figure 26.

After all of the requested sector data has been read, the CFGJTAG controller should be taken out of reset and the CompactFlash lock should be released by setting the LOCKREQ bit (bit 1) and CFGRESET bit (bit 7) of the low byte of the CONTROLREG register (MPU byte address 18h) to a 0. Note that all requested sector data should be read from the data buffer in order to avoid a deadlock situation with the CompactFlash device.

#### Get CompactFlash Lock Control Flow Process

The CompactFlash resource must be arbitrated for before it can be accessed via the MPU interface. The CompactFlash arbitration process is shown in Figure 24. A CompactFlash lock is requested by setting the LOCKREQ bit (bit 1) to a 1 in the CONTROLREG register (MPU address 18h) and polling the MPULOCK bit (bit 1) in the STATUSREG register (MPU byte address 04h).

Note that if the CFGLOCK bit (bit 0) in the STATUSREG register (MPU byte address 04h) is set, then the CFGJTAG controller has locked the CompactFlash resource. In this case, the MPU interface must either wait for the CFGJTAG interface to release the lock or it can force the lock to be released. This is done by resetting the CFGJTAG controller by setting the CFGRESET bit (bit 7) and the FORCELOCK-REQ bit (bit 0) in the CONTROLREG register (MPU byte address 18h). The lock request process can be started again after forcing the CFGJTAG controller to release the lock.




Figure 24: Get CompactFlash Lock Control Flow Process

# Check if Ready for a Command Control Flow Process

Before reading or writing sector data, it is important to make sure that the CompactFlash device is ready for a command.

This is done by polling the RDYFORCFCMD bit (bit 0) in the second byte of the STATUSREG register (MPU byte address 05h) until it is set to a 1. This control flow process is shown in Figure 25.




Figure 25: Check if Ready for a Command Control Flow Process

#### Read Data Buffer Control Flow Process

The control flow process for reading from the data buffer is shown in Figure 26. The SystemACE data buffer is implemented as a 32-byte (16-word) deep FIFO that is aliased across a range of MPU byte addresses (40h through 7Fh) in order to facilitate burst transfers across the MPU interface. Sector data is read from the data buffer by first waiting for the buffer to become ready (i.e., full of sector data), as shown in Figure 27. Once the buffer is ready, then all 32 bytes can be read from the buffer from alternating even and odd byte addresses. Reading from an odd byte address while in BYTE mode causes the FIFO to increment the data word to the next available word in the FIFO. Reading from any data buffer address while in WORD mode will cause the FIFO to increment.




Figure 26: Read Data Buffer Control Flow Process

## Wait for Buffer Ready Control Flow Process

The readiness of the SystemACE data buffer indicates that the buffer is either full during a ReadMemCardData command execution or empty during a WriteMemCardData command execution. The control flow process for waiting for the buffer to become ready is shown in Figure 27. The buffer ready status can be obtained from either the DATABUFRDY bit (bit 5) of the STATUSREG register (MPU byte address 04h) or from the MPBRDY pin of the SystemACE controller.




Figure 27: Wait for Buffer Ready Control Flow Process

## Microprocessor (MPU) to CompactFlash (CF) Setup

This setup provides a communication path from the MPU to the CF device. The CompactFlash is the source of the configuration data, and this path enables users to read the contents of the CF device.




Figure 28: Data Flow Diagram of MPU to CF

The ACE Controller handles all necessary steps to perform an MPU to CF operation. The necessary signals for this setup are shown in Figure 22.

#### Writing Sector Data to Compact Flash Control Flow Process

Sector data can be written to the CompactFlash device via the MPU interface of the SystemACE controller by following the control flow sequence shown in Figure 29. The first step in the sequence of accessing the CompactFlash interface is to arbitrate for a lock. The control flow process for obtaining a CompactFlash resource lock is shown in Figure 24. Once the MPU interface has been granted a CompactFlash lock, the MPU interface needs to make sure that the Compact-Flash device is ready to receive a command. The process for polling the command readiness indicator is shown in Figure 25.




Figure 29: Write Data to CompactFlash Control Flow Process

Once the CompactFlash device is ready to receive a new command, the following information needs to be written to the MPU interface:


- The sector address or logical block address (LBA) of the first sector to be transferred should be written to the following MPU address locations:
  - LBA[7:0] @ MPU byte address 10h
  - LBA[15:8] @ MPU byte address 11h
  - LBA[23:16] @ MPU byte address 12h
  - LBA[27:24] @ MPU byte address 13h (note that only four bits are used in the most significant LBA byte)
- 2. The number of sectors that will be written should be loaded into the low byte of the SECCNTCMDREG register (MPU byte address 14h)
- The WriteMemCardData command (04h) should be written to the high byte of the SECCNTCMDREG register (MPU byte address 15h)

 Reset the CFGJTAG controller by setting the CFGRESET bit (bit 7) of the CONTROLREG register (MPU address 18h) to a 1.

Immediately after writing the command to the MPU interface, the CFGJTAG controller should be reset before writing the sector data to the data buffer.

The control flow process for writing the sector data from the data buffer is shown in Figure 30.

After all of the required sector data has been written, the CFGJTAG controller should be taken out of reset and the CompactFlash lock should be released. This is done by setting the CFGRESET (bit 7) and LOCKREQ (bit 1) bits of the low byte of the CONTROLREG register (MPU byte address 18h) to a 0, respectively. Note that all requested sector data should be written to the data buffer in order to avoid a dead-lock situation with the CompactFlash device.





www.xilinx.com 1-800-255-7778

#### Write Data Buffer Control Flow Process

The control flow process for writing to the data buffer is shown in Figure 30. The SystemACE data buffer is implemented as a 32-byte (16-word) deep FIFO that is aliased across a range of MPU byte addresses (40h through 7Fh) in order to facilitate burst transfers across the MPU interface. Sector data is written to the data buffer by first waiting for the buffer to become ready (i.e., empty of any sector data), as shown in Figure 27. Once the buffer is ready, then all 32 bytes can be written to the buffer to alternating even and odd byte addresses. Writing to an odd byte address while in BYTE mode causes the FIFO to increment the data word to the next available word in the FIFO. Writing to any data buffer address while in WORD mode will cause the FIFO to increment.

#### Microprocessor (MPU) to Configuration JTAG (CFGJTAG) Setup

This setup provides an MPU to CFGJTAG communication path. The data configures the FPGA system through JTAG via the Configuration JTAG Port.





Figure 31: Data Flow Diagram of MPU to CFGJTAG

The ACE Controller handles all necessary steps to perform configuration using the MPU communication path to the target system. Figure 32 shows the connections required for this setup.





#### Write Data to CFGJTAG Interface Control Flow Process


The target devices in the CFGJTAG chain can also be programmed via the MPU interface as shown in Figure 33. The first step is to arbitrate for the data buffer by requesting a CompactFlash lock as shown in Figure 24. Once the lock has been granted, the following steps should be taken to write configuration data to the CFGJTAG controller:

- Reset the CFGJTAG controller by setting the CFGRESET bit (bit 7) of the CONTROLREG register (MPU address 18h) to a 1.
- Select the MPU interface as the source of the configuration data by setting the CFGSEL bit (bit 6) of the CONTROLREG register (MPU byte address 18h) to a 1.
- Direct the CFGJTAG controller to wait for the MPU interface for the start signal by setting the both the FORCECFGMODE (bit 3) and CFGMODE (bit 4) bits of the CONTROLREG register (MPU byte address 18h) to a 1.
- Set the configuration start signal by setting the CFGSTART bit (bit 5) of the CONTROLREG register (MPU byte address 18h) to a 1.

- Take the CFGJTAG controller out of reset by setting the CFGRESET bit (bit 7) of the CONTROLREG register (MPU address 18h) to a 0.
- At this point, the configuration data should be written to the data buffer (as shown in Figure 30) until configuration is done or until an error is encountered. Note that in either case that an entire buffer's worth of

data should be written to the buffer to ensure that it gets sent to the CFGJTAG controller.

After the configuration information has been written successfully, the CFGDONE bit (bit 7) of the STATUSREG register (MPU byte address 04h) should be set to a 1. If this is not the case, then the other bits of the STATUSREG and ERRORREG register should indicate the status of the configuration process.





## Test JTAG (TSTJTAG) to Configuration JTAG (CFGJTAG) Setup

This setup provides a 1149.1 Boundary-Scan communication path to the target FPGA system. Using this setup, the target system can be configured via JTAG from a JTAG compliant tool.




Figure 34: Data Flow Diagram of TSTJTAG to CFGJTAG (Using Bypass Path)





Figure 35: Data Flow Diagram of TSTJTAG to CFGJTAG (Using Boundary-Scan Path)

The ACE Controller handles all necessary steps to perform a configuration from the TSTJTAG to the target system via the CFGJTAG interface. When using the TSTJTAG to CFGJTAG setup, the signals in Figure 36 should be connected.



DS080\_35\_121201

Figure 36: Wiring Diagram of TSTJTAG to CFGJTAG

## **General Timing Specifications**

#### Table 28: Clock Frequency Characteristics

Symbol	Parameter		Max	Units
F(CLK)	System ACE clock frequency		33	MHz
F(TSTTCK)	Test JTAG clock frequency		16.7	MHz

#### **MPU Interface Timing Characteristics**

#### Table 29: MPU Interface Timing Characteristics

Symbol	Parameter	Min	Max	Units
TS(MPACLK)	MPA[6:0] setup time before rising edge of CLK	4		ns
TS(MPCECLK)	MPCE setup time before rising edge of CLK	4		ns
TS(MPDCLK)	MPD[15:0] setup time before rising edge of CLK	4		ns
TS(MPOECLK)	MPOE setup time before rising edge of CLK	12		ns
TS(MPWECLK)	MPWE setup time before rising edge of CLK	12		ns
TH(CLKMPA)	MPA hold time after rising edge of CLK	0		ns
TH(CLKMPCE)	MPCE hold time after rising edge of CLK	0		ns
TH(CLKMPD)	MPD[15:0] hold time after rising edge of CLK	0		ns
TH(CLKMPOE)	MPOE hold time after rising edge of CLK	0		ns
TH(CLKMPWE)	MPWE hold time after rising edge of CLK	0		ns
TD(CLKMPD)	CLK rising edge to MPD		22	ns
TD(CLKMPBRDY)	CLK rising edge to MPBRDY		22	ns
TD(CLKMPIRQ)	CLK rising edge to MPIRQ		22	ns
TD(MPCEMPD)	Propagation delay from MPCE to MPD		13	ns
TD(MPOEMPD)	Propagation delay from MPOE to MPD		13	ns

#### **CompactFlash Interface Timing Characteristics**

#### Table 30: CompactFlash Interface Timing Characteristics

Symbol	Parameter	Min	Max	Units
TS(CFCDCLK)	CFCD1 and CFCD2 setup time before rising edge of CLK	4		ns
TS(CFDCLK)	CFD[15:0] setup time before rising edge of CLK	4		ns
TS(CFWAITCLK)	CFWAIT setup time before rising edge of CLK	4		ns
TH(CLKCFCD)	CFCD1 and CFCD2 hold time after rising edge of CLK	0		ns
TH(CLKCFD)	CFD[15:0] hold time after rising edge of CLK	0		ns
TH(CLKCFWAIT)	CFWAIT hold time after rising edge of CLK	0		ns
TD(CLKCFA)	CLK rising edge to CFA[10:0]		19	ns
TD(CLKCFCE)	CLK rising edge to CFCE1 and CFCE2		16	ns
TD(CLKCFD)	CLK rising edge to CFD[15:0]		19	ns
TD(CLKCFOE)	CLK rising edge to CFOE		16	ns
TD(CLKCFWE)	CLK rising edge to CFWE		16	ns

#### **Configuration JTAG Interface Timing Characteristics**

#### Table 31: Configuration JTAG Interface Timing Characteristics

Symbol	Parameter	Min	Max	Units
TS(CFGADDRCLK)	CFGADDR[2:0] setup time before rising edge of CLK	6		ns
TS(CFGINITCLK)	CFGINIT setup time before rising edge of CLK	11		ns
TS(CFGMODEPINCLK)	CFGMODEPIN setup time before rising edge of CLK	7		ns
TS(CFGTDICLK)	CFGTDI setup time before falling edge of CLK			ns
Th(clkcfgaddr)	CFGADDR[2:0] hold time after rising edge of CLK			ns
TH(CLKCFGINIT)	CFGINIT hold time after rising edge of CLK	0		ns
TH(CLKCFGMODEPIN)	CFGMODEPIN hold time after rising edge of CLK	0		ns
TH(CLKCFGTDI)	CFGTDI hold time after falling edge of CLK			ns
TD(CLKCFGPROG)	FGPROG) CLK rising edge to CFGPROG		17	ns
TD(CLKCFGTDO)	CLK falling edge to CFGTDO		16	ns
TD(CLKCFGTMS)	CLK falling edge to CFGTMS		20	ns
TD(CLKCFGTCK)	CFGTCK) Propagation delay from CLK to CFGTCK		15	ns

## **Test JTAG Interface Timing Characteristics**

#### Table 32: Test JTAG Interface Timing Characteristics

Symbol	Parameter	Min	Max	Units
Ts(tsttditsttck)	TSTTDI setup time before rising edge of TSTTCK	4		ns
Ts(TSTTMSTSTTCK)	TSTTMS setup time before rising edge of TSTTCK	4		ns
TS(INTSTTCK)	All other inputs setup time before rising edge of TSTTCK	5		ns
Тн(тяттсктятты)	TSTTDI hold time after rising edge of TSTTCK	0		ns
Тн(тяттсктяттмя)	TSTTMS hold time after rising edge of TSTTCK	0		ns
TH(TSTTCKIN)	All other inputs hold time after rising edge of TSTTCK	0		ns
TD(TSTTCKOUT)	TSTTCK falling edge to all other outputs		24	ns
TD(TSTTCKCFGTCK)	Propagation delay from TSTTCK to CFGTCK		14	ns
TD(CFGTDITSTTDO)	Propagation delay from CFGTDI to TSTTDO		11	ns
TD(TSTTMSCFGTMS)	Propagation delay from TSTTMS to CFGTMS		13	ns

## **Miscellaneous Timing Characteristics**

#### Table 33: Miscellaneous Timing Characteristics

Symbol	Parameter		Max	Units
TS(RESETCLK)	RESET setup time before rising edge of CLK			ns
TH(CLKRESET)	RESET hold time after rising edge of CLK			ns
TH(CLKERRLED)	CLK rising edge to ERRLED		17	ns
TH(CLKSTATLED)	CLK rising edge to STATLED		17	ns

## **Electrical Characteristics**

For more detailed ACE Flash specifications, refer to the CompactFlash *Memory Card Product Manual* from SanDisk, or visit their website at: <u>www.sandisk.com</u>.

#### Table 34: ACE Flash Card Characteristics

Туре	Description	Symbol	Min	Тур	Max	Units	Conditions
	DC Input Voltage	V <sub>CC</sub>	-0.3		7.0	V	
1	Input Voltage	V <sub>IH</sub>	2.4			V	
	(V <sub>CC</sub> = 3.3 V)	V <sub>IL</sub>			0.6		
2	Input Voltage	V <sub>IH</sub>	1.5			V	
	(V <sub>CC</sub> = 3.3 V)	V <sub>IL</sub>			0.6		
3	Input Voltage	V <sub>TH</sub>		1.8		V	
	(V <sub>CC</sub> = 3.3 V)	V <sub>TL</sub>		1.0			
1	Output Voltage	V <sub>OH</sub>	$V_{CC} - 0.8$			V	$I_{OH} = -4 \text{ mA}$
		V <sub>OL</sub>			GND + 0.4		I <sub>OL</sub> = 4 mA
2	Output Voltage	V <sub>OH</sub>	$V_{CC} - 0.8$			V	I <sub>OH</sub> = -8 mA
		V <sub>OL</sub>			GND + 0.4		I <sub>OL</sub> = 8 mA
3	Output Voltage	V <sub>OH</sub>	$V_{CC} - 0.8$			V	I <sub>OH</sub> = -8 mA
		V <sub>OL</sub>			GND + 0.4		I <sub>OL</sub> = 8 mA
Х	3-State Leakage	I <sub>OZ</sub>	-10		10	μA	$V_{OL} = GND$
	Current						$V_{OH} = V_{CC}$
	Ambient Temperature	T <sub>A</sub>	0		60	°C	
IxZ	IL	Input Leakage Current	-1		1	μA	$V_{IH} = V_{CC}/V_{IL} = GND$
IxU	RPU1	Pull-Up Resistor	50		500	kΩ	V <sub>CC</sub> = 5.0 V
IxD	RPD1	Pull-Down Resistor	50		500	kΩ	V <sub>CC</sub> = 5.0 V
O <sub>TX</sub>		Totempole					I <sub>OH</sub> & I <sub>OL</sub>
O <sub>ZX</sub>		3-State N-P Channel					I <sub>OH</sub> & I <sub>OL</sub>
O <sub>PX</sub>		P-Channel Only					I <sub>OH</sub> Only
O <sub>NX</sub>		N-Channel Only					I <sub>OL</sub> Only

#### Notes:

 The minimum pull-up resistor leakage current meets the PCMCIA specification of 10 KΩ but is intentionally higher in the CompactFlash Memory Card Series product to reduce power use. x refers to the Type 1, 2, or 3. For example, OT3 refers to Totempole output with a type 3 output drive characteristic.

Table 35: ACE Controller Absolute Maximum Ratings (for	<sup>•</sup> V <sub>CCL</sub> = 2.5 [V] or V <sub>CCL</sub> = 3.3 [V])
--	--

Description	Symbol	Limits	Units
Power Supply Voltage	V <sub>CCH</sub> <sup>(1)</sup>	GND – 0.3 to 7.0	V
	V <sub>CCL</sub> <sup>(1)</sup>	GND – 0.3 to 4.0	V
Input Voltage	V <sub>IH</sub>	GND – 0.3 to V <sub>CCH</sub> + 0.5	V
	V <sub>IL</sub>	GND – 0.3 to V <sub>CCL</sub> + 0.5	V
Output Voltage	V <sub>OH</sub>	GND – 0.3 to V <sub>CCH</sub> + 0.5	V
	V <sub>OL</sub>	GND – 0.3 to V <sub>CCL</sub> + 0.5	V
Output Current/Pin	I <sub>OUT</sub>	±30	mA
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C

#### Notes:

1.  $V_{CCH}$  is greater than or equal to  $V_{CCL}$ .

Description	Symbol	Min	Тур	Max	Units
Power Supply Voltage	V <sub>CCH</sub>	3.0	3.3	3.6	V
	V <sub>CCL</sub>	2.25	2.5	2.75	- V
Input Voltage	V <sub>IH</sub>	GND	-	V <sub>CCH</sub>	V
	V <sub>IL</sub>	GND	-	V <sub>CCL</sub>	- V
Ambient Temperature	T <sub>A</sub>	-40	_	85 <sup>(1)</sup>	°C

#### Notes:

1. The ambient temperature range is recommended for  $T_J = -40$  to 125 °C.

## Table 37: ACE Controller Recommended Operating Conditions (for V<sub>CCL</sub> = 3.3 [V])


Description	Symbol	Min	Тур	Max	Units
Power Supply Voltage	V <sub>CCH</sub>	3.0	3.3	3.6	V
	V <sub>CCL</sub>	3.0	3.3	3.6	V
Input Voltage	V <sub>IH</sub>	GND	-	V <sub>CCH</sub>	V
	V <sub>IL</sub>	GND	-	V <sub>CCL</sub>	V
Ambient Temperature	T <sub>A</sub>	-40	-	85 <sup>(1)</sup>	°C

#### Notes:

1. The ambient temperature range is recommended for  $T_J = -40$  to 125 °C.

 Table 38: ACE Controller Characteristics

Description	Symbol	Min	Тур	Max	Units	Conditions
Quiescent Current (between V <sub>CCH</sub> and GND)	I <sub>ССЅН</sub>			300	μA	
Quiescent Current (between V <sub>CCL</sub> and GND)	I <sub>CCSL</sub>			420	μA	
Input Leakage Current	I <sub>LI</sub>	-1		1	μA	$\label{eq:V_CCH} \begin{split} & V_{\mathrm{CCH}} = Max, \ V_{\mathrm{CCL}} = Max, \\ & V_{\mathrm{IHH}} = V_{\mathrm{CCH}}, \ V_{\mathrm{IHL}} = V_{\mathrm{CCL}}, \ V_{\mathrm{IL}} = GND \end{split}$
High-Level Input Voltage	V <sub>IH1H</sub>	2.0			V	Input Characteristics for I/O Supply Rail
						V <sub>CCH</sub> = Max
Low-Level Input Voltage	V <sub>IL1H</sub>			0.8	V	Input Characteristics for I/O Supply Rail
						V <sub>CCH</sub> = Min
High-Level Input Voltage	V <sub>IH1L</sub>	2.0			V	Input Characteristics for I/O Supply Rail
						V <sub>CCL</sub> = Max
Low-Level Input Voltage	V <sub>IL1L</sub>			0.8	V	Input Characteristics for I/O Supply Rail
						V <sub>CCL</sub> = Min
Pull-Up Resistance	R <sub>PU1H</sub>	40	100	240	kΩ	V <sub>I</sub> = GND
Pull-Down Resistance	R <sub>PD1H</sub>	40	100	240	kΩ	V <sub>I</sub> = V <sub>CCH</sub>
Pull-Up Resistance	R <sub>PU1L</sub>	20	50	120	kΩ	V <sub>I</sub> = GND
Pull-Down Resistance	R <sub>PD1L</sub>	20	50	120	kΩ	$V_{I} = V_{CCL}$
High-Level Output Voltage	V <sub>OH3H</sub>	V <sub>CCH</sub> - 0.4			V	V <sub>CCH</sub> = Min, I <sub>OH</sub> = -12 mA
Low-Level Output Voltage	V <sub>OL3H</sub>			GND + 0.4	V	V <sub>CCH</sub> = Min, I <sub>OL</sub> = 12 mA
High-Level Output Voltage	V <sub>OH3L</sub>	V <sub>CCL</sub> – 0.4			V	$V_{CCL} = Min, I_{OH} = -12 \text{ mA}$
Low-Level Output Voltage	V <sub>OL3L</sub>			GND + 0.4	V	V <sub>CCL</sub> = Min, I <sub>OL</sub> = 12 mA
Off-State Leakage Current	I <sub>OZ</sub>	-1		1	μA	$\label{eq:V_CCH} \begin{split} & V_{CCH} = Max, \ V_{CCL} = Max, \\ & V_{OHH} = V_{CCH}, \ V_{OHL} = V_{CCL}, \\ & V_{OL} = GND \end{split}$
Input Terminal Capacitance	CI				pF	
Output Terminal Capacitance	C <sub>O</sub>				pF	
Input/Output Terminal Capacitance	C <sub>IO</sub>				pF	



#### Package Specifications: (Package Dimensions and Reliability Data)

Figure 37: ACE Flash Card Dimensions




Figure 38: ACE Flash Card Adapter Dimensions

Table 39 shows ACE Flash reliability considerations.

#### Table 39: ACE Flash Reliability

MTBF (@ 25 degrees C)	>1,000,000 hours
Preventative Maintenance	None
Data Reliability	<1 non-recoverable error in 10 <sup>14</sup> bits read
Endurance	>= 300,000 erase/program cycles per logical sector




Figure 39: ACE Controller TQ144 Package Drawing

www.xilinx.com 1-800-255-7778

## **Pin Descriptions**

This section provides ACE Flash and ACE Controller pinout information.

### ACE Flash Card I/O Pins

Table 40 lists ACE Flash signal/pin assignments. LOW active signals have an overline. Pin types are Input, Output, or Input/Output.

Table 40:	ACE Flash Card Pin Assignments and Pin
Types	

	PC Card Memory Mode							
Pin Number	Signal Name	Pin Type	In, Out <sup>(2)</sup> Type					
1	GND		Ground					
2	D03	I/O	I1Z,OZ3					
3	D04	I/O	I1Z,OZ3					
4	D05	I/O	I1Z,OZ3					
5	D06	I/O	I1Z,OZ3					
6	D07	I/O	I1Z,OZ3					
7	CE1	I	I3U					
8	A10	I	I1Z					
9	OE	I	I3U					
10	A09	I	I1Z					
11	A08	I	I1Z					
12	A07	I	I1Z					
13	VCC		Power					
14	A06	I	I1Z					
15	A05	I	I1Z					
16	A04	I	I1Z					
17	A03	I	I1Z					
18	A02	I	I1Z					
19	A01	I	I1Z					
20	A00	I	I1Z					
21	D00	I/O	I1Z,OZ3					
22	D01	I/O	I1Z,OZ3					
23	D02	I/O	I1Z,OZ3					
24	WP	0	OT3					
25	CD2	0	Ground					
26	CD1	0	Ground					
27	D11 <sup>(1)</sup>	I/O	I1Z,OZ3					

Table	40:	ACE F	lash Card	Pin	Assign	ments	and Pin
Types	6 (Ca	ontinue	d)				

	PC Card Memory Mode						
Pin Number	Signal Name	Pin Type	In, Out <sup>(2)</sup> Type				
28	D12 <sup>(1)</sup>	I/O	I1Z,OZ3				
29	D13 <sup>(1)</sup>	I/O	I1Z,OZ3				
30	D14 <sup>(1)</sup>	I/O	I1Z,OZ3				
31	D15 <sup>(1)</sup>	I/O	I1Z,OZ3				
32	CE2 <sup>(1)</sup>	I	I3U				
33	VS1	0	Ground				
34	IORD	I	I3U				
35	IOWR	I	I3U				
36	WE	I	I3U				
37	RDY/BSY	0	OT1				
38	VCC		Power				
39	CSEL	I	I2Z				
40	VS2	0	OPEN				
41	RESET	I	I2Z				
42	WAIT	0	OT1				
43	INPACK	0	OT1				
44	REG	I	I3U				
45	BVD2	I/O	I1U,OT1				
46	BVD1	I/O	I1U,OT1				
47	D08 <sup>(1)</sup>	I/O	I1Z,OZ3				
48	D09 <sup>(1)</sup>	I/O	I1Z,OZ3				
49	D10 <sup>(1)</sup>	I/O	I1Z,OZ3				
50	GND		Ground				

#### Notes:

- 1. These signals are required only for 16-bit access and not required when installed in 8-bit systems. For lowest power dissipation, leave these signals open.
- 2. For definitions of In, Out Type, refer to **Electrical Characteristics**, page 56.

Table 41 defines the DC characteristics for all ACE Flash input and output type structures.

Table 41: ACE Flash Signal Descriptions

Signal Name	Dir.	Pin	Description
A10 - A0	I	8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20	These address lines along with the $\overline{\text{REG}}$ signal are used to select the following: The I/O port address registers within the CompactFlash Card, the memory mapped port address registers within the card, a byte in the card's information structure and its configuration control and status registers.
BVD1	I/O	46	This signal is asserted HIGH as the BVD1 signal since a battery is not used with this product.
BVD2	I/O	45	This output line is always driven to a HIGH state in Memory Mode since a battery is not required for this product.
CD1, CD2	0	26, 25	These Card Detect pins are connected to ground on the CompactFlash Card. They are used by the host to determine if the card is fully inserted into its socket.
CE1, CE2	I	7, 32	These input signals are used both to select the card and to indicate to the card whether a byte or a word operation is being performed. $\overline{CE2}$ always accesses the odd byte of the word. $\overline{CE1}$ accesses the even byte or the Odd byte of the word depending on A0 and $\overline{CE2}$ . A multiplexing scheme based on A0, $\overline{CE1}$ , $\overline{CE2}$ allows 8 bit hosts to access all data on D0-D7. See the "Attribute Memory Function" tables in the CompactFlash <i>Memory Card Product Manual</i> .
CSEL	I	39	This signal is not used for this mode.
D15 - D00	I/O	31, 30, 29, 28, 27, 49, 48, 47, 6, 5, 4, 3, 2, 23, 22, 21	These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word.
GND		1, 50	Ground.
INPACK	0	43	This signal is not used in this mode.
IORD	I	34	This signal is not used in this mode.
IOWR	I	35	This signal is not used in this mode.
ŌĒ	I	9	This is an Output Enable strobe generated by the host interface. It is used to read data from the CompactFlash Card in Memory Mode and to read the CIS and configuration registers.
RDY/BSY	0	37	In Memory Mode this signal is set HIGH when the CompactFlash Card is ready to accept a new data transfer operation and held LOW when the card is busy. The Host memory card socket must provide a pull-up resistor.
			At power up and at Reset, the RDY/-BSY signal is held LOW (busy) until the CompactFlash Card has completed its power up or reset function. No access of any type should be made to the CompactFlash Card during this time. The RDY/-BSY signal is held HIGH (disabled from being busy) whenever the following condition is true: The CompactFlash Card has been powered up with RESET continuously disconnected or asserted.

Table	41:	ACE Flash	Signal	Descriptions	(Continued)
					( • • • • • • • • • • • • • • • • • • •

Signal Name	Dir.	Pin	Description
REG Attribute Memory Select	I	44	This signal is used during Memory Cycles to distinguish between Common Memory and Register (Attribute) Memory accesses. HIGH for Common Memory, LOW for Attribute Memory.
RESET	I	41	When the pin is HIGH, this signal resets the CompactFlash Card. The card is Reset only at power up if this pin is left HIGH or open from power-up. The card is also reset when the Soft Reset bit in the Card Configuration Option Register is set.
VCC		13, 38	+5 V, +3.3 V power.
VS1           VS2	0	33 40	Voltage Sense Signals. $\overline{VS1}$ is grounded so that the CompactFlash Card CIS can be read at 3.3 volts and $\overline{VS2}$ is open and reserved by PCMCIA for a secondary voltage.
WAIT	0	42	The $\overline{\text{WAIT}}$ signal is driven LOW by the CompactFlash Card to signal the host to delay completion of a memory or I/O cycle that is in progress.
WE	I	36	This is a signal driven by the host and used for strobing memory write data to the registers of the CompactFlash Card when the card is configured in the memory interface mode. It is also used for writing the configuration registers.
WP Write Protect	0	24	Memory Mode — the CompactFlash Card does not have a write protect switch. This signal is held LOW after the completion of the reset initialization sequence.

#### **ACE Controller I/O Pins**

 Table 42 lists ACE Controller active pins.

#### Table 42: ACE Controller Pin Table (IN = input, OUT2 = 2-State Output, OUT3 = 3-State Output)

Pin Name	Pin #	I/O Type	I/O Supply Rail	Termination	Description
CLK	93	IN	V <sub>CCL</sub>	N/A	ACE Controller system clock
RESET	33	IN	V <sub>CCL</sub>	Int. Pull-up	ACE Controller reset (active LOW; needs to be active for three clock cycles)
STATLED	95	OUT3 (Open-drain)	V <sub>CCL</sub>	Ext. Pull-up	ACE Controller status LED
ERRLED	96	OUT3 (Open-drain)	V <sub>CCL</sub>	Ext. Pull-up	ACE Controller error LED; when LOW, this pin indicates that an error has occurred in the ACE Controller.
MPCE	42	IN	V <sub>CCL</sub>	Int. Pull-up	Chip enable (active LOW)
MPWE	76	IN	V <sub>CCL</sub>	Int. Pull-up	Write enable (active LOW)
MPOE	77	IN	V <sub>CCL</sub>	Int. Pull-up	Output enable (active LOW)
MPIRQ	41	OUT2	V <sub>CCL</sub>	N/A	Interrupt request flag
MPBRDY	39	OUT2	V <sub>CCL</sub>	N/A	Data buffer ready flag
MPA00	70	IN	V <sub>CCL</sub>	N/A	MPU address line 0
MPA01	69	IN	V <sub>CCL</sub>	N/A	MPU address line 1

Table 42: ACE Controller Pin Table (IN = input, OUT2 = 2-State Output, OUT3 = 3-State Output) (Continued) **Pin Name** Pin # I/O Type I/O Supply Rail Termination Description MPA02 IN N/A 68 Vccl MPU address line 2 MPA03 N/A 67 IN V<sub>CCL</sub> MPU address line 3 MPA04 45 IN N/A MPU address line 4 V<sub>CCL</sub> MPA05 44 IN N/A MPU address line 5 V<sub>CCL</sub> MPA06 43 IN N/A MPU address line 6 V<sub>CCL</sub> MPD00 66 IN/OUT3 N/A MPU data line 0 V<sub>CCL</sub> IN/OUT3  $V_{CCL}$ N/A MPU data line 1 MPD01 65 MPD02 63 IN/OUT3 N/A MPU data line 2 V<sub>CCL</sub> MPD03 62 IN/OUT3 N/A MPU data line 3 V<sub>CCL</sub> IN/OUT3 N/A MPU data line 4 MPD04 61 V<sub>CCL</sub> MPD05 IN/OUT3 N/A MPU data line 5 60 V<sub>CCL</sub> IN/OUT3 MPU data line 6 MPD06 59 N/A V<sub>CCL</sub> MPD07 58 IN/OUT3 N/A MPU data line 7 V<sub>CCL</sub> MPD08 56 IN/OUT3 N/A MPU data line 8 V<sub>CCL</sub> MPD09 53 IN/OUT3 N/A MPU data line 9 V<sub>CCL</sub> MPD10 52 IN/OUT3 N/A MPU data line 10 V<sub>CCL</sub> MPD11 51 N/A MPU data line 11 IN/OUT3 V<sub>CCL</sub> MPU data line 12 MPD12 50 IN/OUT3  $V_{CCL}$ N/A MPD13 49 IN/OUT3 N/A MPU data line 13 V<sub>CCL</sub> MPD14 MPU data line 14 48 IN/OUT3 N/A V<sub>CCL</sub> MPD15 47 IN/OUT3 N/A MPU data line 15 V<sub>CCL</sub> 4 OUT2 N/A CompactFlash address line 0 CFA00 V<sub>CCH</sub> V<sub>CCH</sub> CFA01 142 OUT2 N/A CompactFlash address line 1 CFA02 141 OUT2 CompactFlash address line 2 N/A V<sub>CCH</sub> 139 N/A CompactFlash address line 3 CFA03 OUT2 V<sub>CCH</sub> CFA04 137 OUT2 N/A CompactFlash address line 4 V<sub>CCH</sub> CFA05 135 OUT2 N/A CompactFlash address line 5 V<sub>CCH</sub> CompactFlash address line 6 CFA06 134 OUT2 V<sub>CCH</sub> N/A CFA07 132 OUT2 V<sub>CCH</sub> N/A CompactFlash address line 7 CFA08 130 OUT2 CompactFlash address line 8 V<sub>CCH</sub> N/A CFA09 125 OUT2 V<sub>CCH</sub> N/A CompactFlash address line 9 CFA10 OUT2 CompactFlash address line 10 121 V<sub>CCH</sub> N/A CFD00 5 IN/OUT3 V<sub>CCH</sub> N/A CompactFlash data line 0 CompactFlash data line 1 CFD01 6 IN/OUT3 N/A V<sub>CCH</sub>

8

IN/OUT3

CFD02

V<sub>CCH</sub>

N/A

CompactFlash data line 2

Table 42: ACE Controller Pin Table (IN = input, OUT2 = 2-State Output, OUT3 = 3-State Output) (Continued)

Pin Name	Pin #	I/O Type	I/O Supply Rail	Termination	Description
CFD03	104	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 3
CFD04	106	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 4
CFD05	113	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 5
CFD06	115	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 6
CFD07	117	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 7
CFD08	7	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 8
CFD09	11	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 9
CFD10	12	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 10
CFD11	105	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 11
CFD12	107	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 12
CFD13	114	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 13
CFD14	116	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 14
CFD15	118	IN/OUT3	V <sub>CCH</sub>	N/A	CompactFlash data line 15
CFCE1	119	OUT2	V <sub>CCH</sub>	N/A	CompactFlash chip enable 1 (active LOW);
CFCE2	138	OUT2	V <sub>CCH</sub>	N/A	CompactFlash chip enable 2 (active LOW);
CFREG	3	OUT2	V <sub>CCH</sub>	N/A	CompactFlash register select line (active LOW); this pin is always driven to a 1 but is provided here for future compatibility.
CFWE	131	OUT2	V <sub>CCH</sub>	N/A	CompactFlash write enable line (active LOW)
CFOE	123	OUT2	V <sub>CCH</sub>	N/A	CompactFlash output enable line (active LOW)
CFWAIT	140	IN	V <sub>CCH</sub>	N/A	CompactFlash memory cycle wait flag (active LOW)
CFRSVD	133	IN	V <sub>CCH</sub>	Ext. Pull-up	This pin must be pulled up to V <sub>CCH</sub> using an external pull-up resistor.
CFCD1	103	IN	V <sub>CCH</sub>	Int. Pull-up	CompactFlash card detect line 1 (active LOW)
CFCD2	13	IN	V <sub>CCH</sub>	Int. Pull-up	CompactFlash card detect line 2 (active LOW)
CFGADDR0	86	IN	V <sub>CCL</sub>	Int. Pull-down	Configuration address select pin 0
CFGADDR1	87	IN	V <sub>CCL</sub>	Int. Pull-down	Configuration address select pin 1
CFGADDR2	88	IN	V <sub>CCL</sub>	Int. Pull-down	Configuration address select pin 2
CFGMODEPIN	89	IN	V <sub>CCL</sub>	Int. Pull-up	<ul> <li>Configuration mode pin:</li> <li>When 0, this pin instructs the ACE Controller to start the configuration process when the CFGSTART bit is set in the CONTROLREG register in the MPU interface.</li> <li>When 1, this pin instructs the ACE Controller to start the configuration process immediately following reset.</li> </ul>
TSTTDI	102	IN	V <sub>CCH</sub>	Int. Pull-up	Test JTAG port test data input
TSTTCK	101	IN	V <sub>CCH</sub>	N/A	Test JTAG port test clock

Table 42: ACE Controller Pin Table (IN = input, OUT2 = 2-State Output, OUT3 = 3-State Output) (Continued)

Pin Name	Pin #	I/O Type	I/O Supply Rail	Termination	Description
TSTTMS	98	IN	V <sub>CCH</sub>	Int. Pull-up	Test JTAG port test mode select
TSTTDO	97	OUT3	V <sub>CCH</sub>	Ext. Pull-up <sup>(1)</sup>	Test JTAG port test data output
CFGTDO	82	OUT3	V <sub>CCL</sub>	Ext. Pull-up <sup>(1)</sup>	Configuration JTAG test data output
CFGTDI	81	IN	V <sub>CCL</sub>	Int. Pull-up	Configuration JTAG test data input
CFGTCK	80	OUT2	V <sub>CCL</sub>	N/A	Configuration JTAG test clock
CFGTMS	85	OUT3	V <sub>CCL</sub>	Ext. Pull-up <sup>(1)</sup>	Configuration JTAG test mode select
CFGPROG	79	OUT3 (Open-drain)	V <sub>CCL</sub>	Ext. Pull-up	Configuration JTAG PROGRAM pin (active LOW); this pin is driven LOW when the ACE Controller PROG instruction is executed.
CFGINIT	78	IN	V <sub>CCL</sub>	Int. Pull-up	Configuration JTAG INIT pin (active LOW); this pin is used to sense when all devices are ready to be programmed (i.e., INIT = 1 indicates target device(s) are ready to receive configuration data and INIT = 0 indicates that the target device(s) are being cleared and are not ready to be configured)
POR_BYPASS	108	IN	V <sub>CCH</sub>	Int. Pull-down	Power-on-reset (POR) bypass input; used in conjunction with POR_RESET to bypass the internal POR circuit in favor of using an external board-level POR circuit; the internal POR circuit is bypassed when POR_BYPASS = 1; the POR_BYPASS pin should be held at a static 0 or 1 while the ACE controller is receiving power.
POR_RESET	72	IN	V <sub>CCH</sub>	Int. Pull-down	Power-on-reset bypass input; can be used in conjunction with POR_BYPASS to bypass the internal POR circuit in favor of using an external board-level POR circuit; all internal circuitry is reset when POR_BYPASS = 1 and POR_RESET = 1; The POR_RESET pulse duration should be at least 1 microsecond long.
POR_TEST	74	OUT2	V <sub>CCH</sub>	N/A	Power-on-reset test output; this pin should be a true "no connect" on the board. This pin is Low when it is finished resetting.

Notes:

1. JTAG 1149.1 requires a pull-up resistor on potentially undriven TDO/TMS signals.

Table 43 lists ACE Controller voltage and ground pins.

Pin Name	Pin Number	Description
VCCH	1	High-voltage (3.3V)
	17	source pins
	37	
	55	
	73	
	92	
	109	
	128	
VCCL	10	Low-voltage (2.5V or
	15	3.3V) source pins
	25	
	57	
	84	
	94	
	99	
	126	
GND	9	Ground pins
	18	
	26	
	35	
	46	
	54	
	64	
	75	
	83	
	91	
	100	
	110	
	111	
	112	
	120	
	129	
	136	
	144	

Table 44 lists ACE Controller no-connect pins.

#### Table 44: ACE Controller No-Connect Pins

Pin Name	Pin Number	Description
NC	2	Pins that must not be
-	14	connected to any board-level signals, including ground and
	16	power planes.
-	19	
-	20	
-	21	
	22	
	23	
	24	
	27	
	28	
1	29	
Ĩ	30	
Ĩ	31	
Ĩ	32	
	34	
	36	
	38	
	40	
	71	
	90	
	122	
	124	
	127	
1	143	

# **Ordering Information**

System ACE Valid Ordering Combinations	Description	Package	Operating Range
XCCACE — TQ144I	ACE Controller Chip	TQ144	(T <sub>A</sub> = -40 to +85 °C)
XCCACE128-I	128-Mbit ACE Flash Card	CF Type I	(T <sub>A</sub> = -40 to +85 °C)
XCCACE256-I	256-Mbit ACE Flash Card	CF Type I	(T <sub>A</sub> = -40 to +85 °C)

## **Revision History**

Version No.	Date	Description
1.0	05/18/01	Initial Xilinx release.
1.1	06/04/01	Corrected Table 27, page 35. CFGMODE is 1 after Reset, 0 after MPU start signal.
1.2	07/18/01	Updated.
1.3	12/12/01	Updated.
1.4	01/03/02	Updated Table 2, Figure 20, Figure 22, Figure 32, Figure 36, and Table 42 (last row only).